Google Git Google Git
Sign in
llvm/llvm-project/llvm
Clone this repo:

Branches

  1. 695008b [llvm][test] Require default_triple in tests without a target triple (NFC) (#241914) by Stefan Gränitz · 11 minutes ago main master
  2. 805ebac [GlobalISel] Lower vector `bitinsert` and `bitextract` (#240587) by Pedro Lobo · 26 minutes ago
  3. 8de546f [SelectionDAG] Lower vector `bitinsert` and `bitextract` (#240586) by Pedro Lobo · 26 minutes ago
  4. 5f78829 [llubi] Add support for vector `bitinsert` and `bitextract` (#240201) by Pedro Lobo · 26 minutes ago
  5. 8a23c51 [InstSimplify][InstCombine] Add vector tests for `bitinsert` and `bitextract` (NFC) (#240197) by Pedro Lobo · 26 minutes ago
  6. a5c949f [IR] Allow vectors in `bitinsert` and `bitextract` (#240182) by Pedro Lobo · 26 minutes ago
  7. 9102249 [AMDGPU][NFC] Explicitly narrow conversions in asm printing and MIR formatting (#215195) by gretay-amd · 32 minutes ago
  8. e3e020b [WebAssembly] Lower wide vector extend (#238384) by Sam Parker · 41 minutes ago
  9. 0ad6065 [LLVM][CodeModel][SVE] Fix crash when attempting to cost llvm.vector.splice.left/right of non-legalisable type. (#241994) by Paul Walker · 52 minutes ago
  10. cd14910 [SystemZ] Fix SIGN_EXTEND_VECTOR_INREG of shuffles (#241940) by Dominik Steenken · 54 minutes ago
  11. 7586bf5 Revert "[APFloat] Support user defined bit conversions (#240920)" (#242244) by Simon Pilgrim · 65 minutes ago
  12. cc35f3f [LLVM][CodeGen][SVE] Add isel for ISD::FLDEXP. (#241882) by Paul Walker · 65 minutes ago
  13. f6b3098 [X86] Add missing AVX10_2 guard to VMINMAX with SAE (#242003) by Evgenii Kudriashov · 66 minutes ago
  14. a93cdea [AArch64] Update test generator script for atomics (#241331) by Vimal Patel · 76 minutes ago
  15. 31b0b51 [LLVM][SelectionDAG] Use WidenVecRes_Binary to widen fcopysign variants with matching operand types. (#238807) by Paul Walker · 77 minutes ago
  16. d1e50b5 [cmake] Centralize LLVM ABI compile definitions (#239689) by Fabrice de Gans · 78 minutes ago
  17. 1ea6060 [AMDGPU] Expand 32-bit constant addresses for VMEM loads (#240829) by Tim Gymnich · 81 minutes ago
  18. f7a8cfa [CostModel] NFC: Rename masked_compress_load.ll -> masked_compress_store.ll (#242259) by Sander de Smalen · 83 minutes ago
  19. b7e4efd [InstSimplify] Fold llvm.{sshl,ushl}.sat with saturated LHS (#242217) by Jaeyong Lee · 2 hours ago
  20. 16138a8 [WebAssembly] Truncate more with NARROW_U (#239626) by Sam Parker · 2 hours ago