Google Git
Sign in
llvm / llvm-project / llvm
Clone this repo:

Branches

  1. 93b5f33 [SLP]Do not vectorize buildvector tree will scalars in first node, which should remain scalars by Alexey Bataev · 2 hours ago main master
  2. c268c64 [AArch64] Support lowering v4i16/f16 VECTOR_COMPRESS nodes to SVE (#173256) by Benjamin Maxwell · 2 hours ago
  3. 92079b3 [InstCombine][X86] Try to convert BLENDV(X,Y,SHL()) -> SELECT(ICMP_SGT(0,SHL()),Y,X) (#173389) by Simon Pilgrim · 5 hours ago
  4. 2a46900 [LLVM][CodeGen][SVE] Fix CCValAssign::Indirect assert to allow all scalable types. (#173372) by Paul Walker · 6 hours ago
  5. abe8aa4 [ORC] Fix ReOptimizeLayer buggy jit-dispatch signature in fa7f7a4cab4. (#173457) by Lang Hames · 8 hours ago
  6. bebbdb8 [llvm][RISCV] Support Zvfofp8min llvm intrinsics and codegen (#172585) by Brandon Wu · 14 hours ago
  7. 9e05583 [RISCV] Pre-commit RVV instructions to the Ands45 scheduling model and tests (#171954) by Jim Lin · 15 hours ago
  8. 7927442 [RISCV] Mark the Xqci Qualcomm uC Vendor Extension as non-experimental (#173331) by Sudharsan Veeravalli · 15 hours ago
  9. 1d9db26 [AMDGPU][GlobalISel] Add RegBankLegalize support for G_AMDGPU_FMED3 (#173085) by vangthao95 · 15 hours ago
  10. 3daadaf [ConstantFolding] Add edge cases for llvm.log{,2,10} (#173304) by Stefan Weigl-Bosker · 17 hours ago
  11. 94ef28f [SLP][NFC]Add a floating point test with potentially copyable operands, NFC by Alexey Bataev · 18 hours ago
  12. 984d92e [VPlan] Only use isAddressSCEVForCost in getAddressAccessSCEV (NFC) by Florian Hahn · 18 hours ago
  13. 696d412 [ORC] Pass JITDispatchHandler argument buffers as WrapperFunctionBuffer. (#173334) by Lang Hames · 18 hours ago
  14. c03ef76 [RISCV] Support srx/slx for P extension. (#173225) by Craig Topper · 18 hours ago
  15. 1891d44 [ProfCheck] Exclude merge functions test by Aiden Grossman · 19 hours ago
  16. 0e2142b [DAGCombiner] Relax nsz constraint with fp->int->fp optimizations (#164503) by Guy David · 19 hours ago
  17. 2b4be2d [AMDGPU][GlobalISel] Add RegBankLegalize mul24 and fmul.legacy (#173123) by vangthao95 · 20 hours ago
  18. c340d76a [DirectX] Disallow ElementIndex for raw buffer accesses (#173320) by Justin Bogner · 20 hours ago
  19. 655f0ee [X86] Add tests showing failure to concat fma chain which share concatenated operands (#173403) by Simon Pilgrim · 22 hours ago
  20. b5b1a52 InstCombine: Add baseline test for canonicalize SimplifyDemandedFPClass (#173188) by Matt Arsenault · 22 hours ago