Sign in
llvm
/
llvm
/
ee018500abb626d483d4104f0635fee5956950ea
/
.
/
test
/
CodeGen
/
NVPTX
/
div-ri.ll
blob: 7f796e0239fcef319677e6fc5339bbed82e7d840 [
file
] [
log
] [
blame
]
; RUN: llc < %s -march=nvptx -mcpu=sm_20 -nvptx-prec-divf32=0 | FileCheck %s
define
float
@foo
(
float
%a
)
{
; CHECK: div.approx.f32
%div
=
fdiv
float
%a
,
13.0
ret
float
%div
}