Sign in
llvm
/
llvm
/
ec36eeaa5cf62937c74dd383d07d55f0c67d7264
/
.
/
test
/
CodeGen
/
MIR
/
AMDGPU
/
mfi-parse-error-frame-offset-reg.mir
blob: 723f542f3361e33f215aa802103bb75684d413e3 [
file
] [
log
] [
blame
]
# RUN: not llc -march=amdgcn -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
# CHECK: :7:21: expected a named register
# CHECK: frameOffsetReg: ''
---
name
:
empty_frame_offset_reg
machineFunctionInfo
:
frameOffsetReg
:
''
body
:
|
bb
.
0
:
S_ENDPGM
...