| # NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py |
| # RUN: llc %s -verify-machineinstrs -mtriple=aarch64-unknown-unknown -run-pass=legalizer -simplify-mir -aarch64-neon-syntax=apple -mattr=-fullfp16 -o - | FileCheck %s --check-prefix=NO-FP16 |
| # RUN: llc %s -verify-machineinstrs -mtriple=aarch64-unknown-unknown -run-pass=legalizer -simplify-mir -aarch64-neon-syntax=apple -mattr=+fullfp16 -o - | FileCheck %s --check-prefix=FP16 |
| |
| ... |
| --- |
| name: test_f16.intrinsic_trunc |
| alignment: 4 |
| tracksRegLiveness: true |
| body: | |
| bb.0: |
| liveins: $h0 |
| ; NO-FP16-LABEL: name: test_f16.intrinsic_trunc |
| ; NO-FP16: liveins: $h0 |
| ; NO-FP16: [[COPY:%[0-9]+]]:_(s16) = COPY $h0 |
| ; NO-FP16: [[FPEXT:%[0-9]+]]:_(s32) = G_FPEXT [[COPY]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT]] |
| ; NO-FP16: [[FPTRUNC:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC]](s32) |
| ; NO-FP16: $h0 = COPY [[FPTRUNC]](s16) |
| ; NO-FP16: RET_ReallyLR implicit $h0 |
| ; FP16-LABEL: name: test_f16.intrinsic_trunc |
| ; FP16: liveins: $h0 |
| ; FP16: [[COPY:%[0-9]+]]:_(s16) = COPY $h0 |
| ; FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(s16) = G_INTRINSIC_TRUNC [[COPY]] |
| ; FP16: $h0 = COPY [[INTRINSIC_TRUNC]](s16) |
| ; FP16: RET_ReallyLR implicit $h0 |
| %0:_(s16) = COPY $h0 |
| %1:_(s16) = G_INTRINSIC_TRUNC %0 |
| $h0 = COPY %1(s16) |
| RET_ReallyLR implicit $h0 |
| |
| ... |
| --- |
| name: test_v4f16.intrinsic_trunc |
| alignment: 4 |
| tracksRegLiveness: true |
| machineFunctionInfo: {} |
| body: | |
| bb.0: |
| liveins: $d0 |
| |
| ; NO-FP16-LABEL: name: test_v4f16.intrinsic_trunc |
| ; NO-FP16: liveins: $d0 |
| ; NO-FP16: [[COPY:%[0-9]+]]:_(<4 x s16>) = COPY $d0 |
| ; NO-FP16: [[UV:%[0-9]+]]:_(s16), [[UV1:%[0-9]+]]:_(s16), [[UV2:%[0-9]+]]:_(s16), [[UV3:%[0-9]+]]:_(s16) = G_UNMERGE_VALUES [[COPY]](<4 x s16>) |
| ; NO-FP16: [[FPEXT:%[0-9]+]]:_(s32) = G_FPEXT [[UV]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT]] |
| ; NO-FP16: [[FPTRUNC:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC]](s32) |
| ; NO-FP16: [[FPEXT1:%[0-9]+]]:_(s32) = G_FPEXT [[UV1]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC1:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT1]] |
| ; NO-FP16: [[FPTRUNC1:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC1]](s32) |
| ; NO-FP16: [[FPEXT2:%[0-9]+]]:_(s32) = G_FPEXT [[UV2]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC2:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT2]] |
| ; NO-FP16: [[FPTRUNC2:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC2]](s32) |
| ; NO-FP16: [[FPEXT3:%[0-9]+]]:_(s32) = G_FPEXT [[UV3]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC3:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT3]] |
| ; NO-FP16: [[FPTRUNC3:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC3]](s32) |
| ; NO-FP16: [[BUILD_VECTOR:%[0-9]+]]:_(<4 x s16>) = G_BUILD_VECTOR [[FPTRUNC]](s16), [[FPTRUNC1]](s16), [[FPTRUNC2]](s16), [[FPTRUNC3]](s16) |
| ; NO-FP16: $d0 = COPY [[BUILD_VECTOR]](<4 x s16>) |
| ; NO-FP16: RET_ReallyLR implicit $d0 |
| ; FP16-LABEL: name: test_v4f16.intrinsic_trunc |
| ; FP16: liveins: $d0 |
| ; FP16: [[COPY:%[0-9]+]]:_(<4 x s16>) = COPY $d0 |
| ; FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(<4 x s16>) = G_INTRINSIC_TRUNC [[COPY]] |
| ; FP16: $d0 = COPY [[INTRINSIC_TRUNC]](<4 x s16>) |
| ; FP16: RET_ReallyLR implicit $d0 |
| %0:_(<4 x s16>) = COPY $d0 |
| %1:_(<4 x s16>) = G_INTRINSIC_TRUNC %0 |
| $d0 = COPY %1(<4 x s16>) |
| RET_ReallyLR implicit $d0 |
| |
| ... |
| --- |
| name: test_v8f16.intrinsic_trunc |
| alignment: 4 |
| tracksRegLiveness: true |
| machineFunctionInfo: {} |
| body: | |
| bb.0: |
| liveins: $q0 |
| |
| ; NO-FP16-LABEL: name: test_v8f16.intrinsic_trunc |
| ; NO-FP16: liveins: $q0 |
| ; NO-FP16: [[COPY:%[0-9]+]]:_(<8 x s16>) = COPY $q0 |
| ; NO-FP16: [[UV:%[0-9]+]]:_(s16), [[UV1:%[0-9]+]]:_(s16), [[UV2:%[0-9]+]]:_(s16), [[UV3:%[0-9]+]]:_(s16), [[UV4:%[0-9]+]]:_(s16), [[UV5:%[0-9]+]]:_(s16), [[UV6:%[0-9]+]]:_(s16), [[UV7:%[0-9]+]]:_(s16) = G_UNMERGE_VALUES [[COPY]](<8 x s16>) |
| ; NO-FP16: [[FPEXT:%[0-9]+]]:_(s32) = G_FPEXT [[UV]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT]] |
| ; NO-FP16: [[FPTRUNC:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC]](s32) |
| ; NO-FP16: [[FPEXT1:%[0-9]+]]:_(s32) = G_FPEXT [[UV1]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC1:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT1]] |
| ; NO-FP16: [[FPTRUNC1:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC1]](s32) |
| ; NO-FP16: [[FPEXT2:%[0-9]+]]:_(s32) = G_FPEXT [[UV2]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC2:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT2]] |
| ; NO-FP16: [[FPTRUNC2:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC2]](s32) |
| ; NO-FP16: [[FPEXT3:%[0-9]+]]:_(s32) = G_FPEXT [[UV3]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC3:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT3]] |
| ; NO-FP16: [[FPTRUNC3:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC3]](s32) |
| ; NO-FP16: [[FPEXT4:%[0-9]+]]:_(s32) = G_FPEXT [[UV4]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC4:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT4]] |
| ; NO-FP16: [[FPTRUNC4:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC4]](s32) |
| ; NO-FP16: [[FPEXT5:%[0-9]+]]:_(s32) = G_FPEXT [[UV5]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC5:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT5]] |
| ; NO-FP16: [[FPTRUNC5:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC5]](s32) |
| ; NO-FP16: [[FPEXT6:%[0-9]+]]:_(s32) = G_FPEXT [[UV6]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC6:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT6]] |
| ; NO-FP16: [[FPTRUNC6:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC6]](s32) |
| ; NO-FP16: [[FPEXT7:%[0-9]+]]:_(s32) = G_FPEXT [[UV7]](s16) |
| ; NO-FP16: [[INTRINSIC_TRUNC7:%[0-9]+]]:_(s32) = G_INTRINSIC_TRUNC [[FPEXT7]] |
| ; NO-FP16: [[FPTRUNC7:%[0-9]+]]:_(s16) = G_FPTRUNC [[INTRINSIC_TRUNC7]](s32) |
| ; NO-FP16: [[BUILD_VECTOR:%[0-9]+]]:_(<8 x s16>) = G_BUILD_VECTOR [[FPTRUNC]](s16), [[FPTRUNC1]](s16), [[FPTRUNC2]](s16), [[FPTRUNC3]](s16), [[FPTRUNC4]](s16), [[FPTRUNC5]](s16), [[FPTRUNC6]](s16), [[FPTRUNC7]](s16) |
| ; NO-FP16: $q0 = COPY [[BUILD_VECTOR]](<8 x s16>) |
| ; NO-FP16: RET_ReallyLR implicit $q0 |
| ; FP16-LABEL: name: test_v8f16.intrinsic_trunc |
| ; FP16: liveins: $q0 |
| ; FP16: [[COPY:%[0-9]+]]:_(<8 x s16>) = COPY $q0 |
| ; FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(<8 x s16>) = G_INTRINSIC_TRUNC [[COPY]] |
| ; FP16: $q0 = COPY [[INTRINSIC_TRUNC]](<8 x s16>) |
| ; FP16: RET_ReallyLR implicit $q0 |
| %0:_(<8 x s16>) = COPY $q0 |
| %1:_(<8 x s16>) = G_INTRINSIC_TRUNC %0 |
| $q0 = COPY %1(<8 x s16>) |
| RET_ReallyLR implicit $q0 |
| |
| ... |
| --- |
| name: test_v2f32.intrinsic_trunc |
| alignment: 4 |
| tracksRegLiveness: true |
| machineFunctionInfo: {} |
| body: | |
| bb.0: |
| liveins: $d0 |
| |
| ; NO-FP16-LABEL: name: test_v2f32.intrinsic_trunc |
| ; NO-FP16: liveins: $d0 |
| ; NO-FP16: [[COPY:%[0-9]+]]:_(<2 x s32>) = COPY $d0 |
| ; NO-FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(<2 x s32>) = G_INTRINSIC_TRUNC [[COPY]] |
| ; NO-FP16: $d0 = COPY [[INTRINSIC_TRUNC]](<2 x s32>) |
| ; NO-FP16: RET_ReallyLR implicit $d0 |
| ; FP16-LABEL: name: test_v2f32.intrinsic_trunc |
| ; FP16: liveins: $d0 |
| ; FP16: [[COPY:%[0-9]+]]:_(<2 x s32>) = COPY $d0 |
| ; FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(<2 x s32>) = G_INTRINSIC_TRUNC [[COPY]] |
| ; FP16: $d0 = COPY [[INTRINSIC_TRUNC]](<2 x s32>) |
| ; FP16: RET_ReallyLR implicit $d0 |
| %0:_(<2 x s32>) = COPY $d0 |
| %1:_(<2 x s32>) = G_INTRINSIC_TRUNC %0 |
| $d0 = COPY %1(<2 x s32>) |
| RET_ReallyLR implicit $d0 |
| |
| ... |
| --- |
| name: test_v4f32.intrinsic_trunc |
| alignment: 4 |
| tracksRegLiveness: true |
| machineFunctionInfo: {} |
| body: | |
| bb.0: |
| liveins: $q0 |
| |
| ; NO-FP16-LABEL: name: test_v4f32.intrinsic_trunc |
| ; NO-FP16: liveins: $q0 |
| ; NO-FP16: [[COPY:%[0-9]+]]:_(<4 x s32>) = COPY $q0 |
| ; NO-FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(<4 x s32>) = G_INTRINSIC_TRUNC [[COPY]] |
| ; NO-FP16: $q0 = COPY [[INTRINSIC_TRUNC]](<4 x s32>) |
| ; NO-FP16: RET_ReallyLR implicit $q0 |
| ; FP16-LABEL: name: test_v4f32.intrinsic_trunc |
| ; FP16: liveins: $q0 |
| ; FP16: [[COPY:%[0-9]+]]:_(<4 x s32>) = COPY $q0 |
| ; FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(<4 x s32>) = G_INTRINSIC_TRUNC [[COPY]] |
| ; FP16: $q0 = COPY [[INTRINSIC_TRUNC]](<4 x s32>) |
| ; FP16: RET_ReallyLR implicit $q0 |
| %0:_(<4 x s32>) = COPY $q0 |
| %1:_(<4 x s32>) = G_INTRINSIC_TRUNC %0 |
| $q0 = COPY %1(<4 x s32>) |
| RET_ReallyLR implicit $q0 |
| |
| ... |
| --- |
| name: test_v2f64.intrinsic_trunc |
| alignment: 4 |
| tracksRegLiveness: true |
| machineFunctionInfo: {} |
| body: | |
| bb.0: |
| liveins: $q0 |
| |
| ; NO-FP16-LABEL: name: test_v2f64.intrinsic_trunc |
| ; NO-FP16: liveins: $q0 |
| ; NO-FP16: [[COPY:%[0-9]+]]:_(<2 x s64>) = COPY $q0 |
| ; NO-FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(<2 x s64>) = G_INTRINSIC_TRUNC [[COPY]] |
| ; NO-FP16: $q0 = COPY [[INTRINSIC_TRUNC]](<2 x s64>) |
| ; NO-FP16: RET_ReallyLR implicit $q0 |
| ; FP16-LABEL: name: test_v2f64.intrinsic_trunc |
| ; FP16: liveins: $q0 |
| ; FP16: [[COPY:%[0-9]+]]:_(<2 x s64>) = COPY $q0 |
| ; FP16: [[INTRINSIC_TRUNC:%[0-9]+]]:_(<2 x s64>) = G_INTRINSIC_TRUNC [[COPY]] |
| ; FP16: $q0 = COPY [[INTRINSIC_TRUNC]](<2 x s64>) |
| ; FP16: RET_ReallyLR implicit $q0 |
| %0:_(<2 x s64>) = COPY $q0 |
| %1:_(<2 x s64>) = G_INTRINSIC_TRUNC %0 |
| $q0 = COPY %1(<2 x s64>) |
| RET_ReallyLR implicit $q0 |