Sign in
llvm
/
llvm-project
/
llvm
/
dd429fa8c88bd8a1f416ab7a456b0ac984f99473
/
.
/
test
/
CodeGen
/
Hexagon
/
vect
/
vect-no-tfrs.ll
blob: 9081f18b3c270cbad551bfa5025ac07f13664db0 [
file
] [
log
] [
blame
]
; RUN: llc -march=hexagon < %s | FileCheck %s
; CHECK-NOT: r1:0 = combine(r1, r0)
define
<
4
x
i8
>
@t_i4x8
(<
4
x
i8
>
%a
,
<
4
x
i8
>
%b
)
nounwind
{
entry
:
%0
=
mul
<
4
x
i8
>
%a
,
%b
ret
<
4
x
i8
>
%0
}