blob: f223f6c674a0082d9124796c47277a2076b98cfb [file] [log] [blame]
..
**************************************************
* *
* Automatically generated file, do not edit! *
* *
**************************************************
====================================================================================
Syntax of GFX10 RDNA1 Instructions
====================================================================================
.. contents::
:local:
Introduction
============
This document describes the syntax of GFX10 RDNA1 (gfx1010) instructions.
Notation
========
Notation used in this document is explained :ref:`here<amdgpu_syn_instruction_notation>`.
Overview
========
An overview of generic syntax and other features of AMDGPU instructions may be found :ref:`in this document<amdgpu_syn_instructions>`.
Instructions
============
DPP16
-----
.. parsed-literal::
**INSTRUCTION** **DST0** **DST1** **SRC0** **SRC1** **SRC2** **MODIFIERS**
\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|
v_add_co_ci_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_add_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_add_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_add_nc_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_and_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_ashrrev_i32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_bfrev_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_ceil_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_ceil_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cndmask_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cos_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cos_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_f16_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_f16_i16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_f16_u16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_f32_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_f32_i32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_f32_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_f32_ubyte0_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_f32_ubyte1_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_f32_ubyte2_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_f32_ubyte3_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_flr_i32_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_i16_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_i32_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_norm_i16_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_norm_u16_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_off_f32_i4_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_pkrtz_f16_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_rpi_i32_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_u16_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_cvt_u32_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_exp_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_exp_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_ffbh_i32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_ffbh_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_ffbl_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_floor_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_floor_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_fmac_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_fmac_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_fract_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_fract_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_frexp_exp_i16_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_frexp_exp_i32_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_frexp_mant_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_frexp_mant_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_ldexp_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`i16<amdgpu_synid_gfx10_type_deviation>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_log_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_log_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_lshlrev_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_lshrrev_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_mac_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_max_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_max_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_max_i32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_max_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_min_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_min_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_min_i32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_min_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_mov_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_movreld_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_movrels_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_movrelsd_2_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_movrelsd_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_mul_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_mul_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_mul_hi_i32_i24_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_mul_hi_u32_u24_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_mul_i32_i24_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_mul_legacy_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_mul_u32_u24_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_not_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_or_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_rcp_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_rcp_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_rcp_iflag_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_rndne_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_rndne_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_rsq_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_rsq_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_sat_pk_u8_i16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`::ref:`u8x4<amdgpu_synid_gfx10_type_deviation>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_sin_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_sin_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_sqrt_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_sqrt_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_sub_co_ci_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_sub_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_sub_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_sub_nc_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_subrev_co_ci_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_subrev_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_subrev_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_subrev_nc_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_trunc_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_trunc_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`m<amdgpu_synid_gfx10_m_c141fc>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_xnor_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
v_xor_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` :ref:`row_mask<amdgpu_synid_row_mask>` :ref:`bank_mask<amdgpu_synid_bank_mask>` :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>` :ref:`fi<amdgpu_synid_fi16>`
DPP8
----
.. parsed-literal::
**INSTRUCTION** **DST0** **DST1** **SRC0** **SRC1** **SRC2** **MODIFIERS**
\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|
v_add_co_ci_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_add_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_add_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_add_nc_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_and_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_ashrrev_i32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_bfrev_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_ceil_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_ceil_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cndmask_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cos_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cos_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_f16_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_f16_i16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_f16_u16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_f32_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_f32_i32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_f32_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_f32_ubyte0_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_f32_ubyte1_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_f32_ubyte2_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_f32_ubyte3_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_flr_i32_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_i16_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_i32_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_norm_i16_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_norm_u16_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_off_f32_i4_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_pkrtz_f16_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_rpi_i32_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_u16_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_cvt_u32_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_exp_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_exp_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_ffbh_i32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_ffbh_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_ffbl_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_floor_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_floor_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_fmac_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_fmac_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_fract_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_fract_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_frexp_exp_i16_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_frexp_exp_i32_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_frexp_mant_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_frexp_mant_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_ldexp_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`i16<amdgpu_synid_gfx10_type_deviation>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_log_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_log_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_lshlrev_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_lshrrev_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_mac_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_max_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_max_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_max_i32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_max_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_min_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_min_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_min_i32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_min_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_mov_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_movreld_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_movrels_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_movrelsd_2_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_movrelsd_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_mul_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_mul_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_mul_hi_i32_i24_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_mul_hi_u32_u24_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_mul_i32_i24_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_mul_legacy_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_mul_u32_u24_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_not_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_or_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_rcp_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_rcp_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_rcp_iflag_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_rndne_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_rndne_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_rsq_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_rsq_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_sat_pk_u8_i16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`::ref:`u8x4<amdgpu_synid_gfx10_type_deviation>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_sin_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_sin_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_sqrt_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_sqrt_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_sub_co_ci_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_sub_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_sub_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_sub_nc_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_subrev_co_ci_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vcc<amdgpu_synid_gfx10_vcc>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_subrev_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_subrev_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_subrev_nc_u32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_trunc_f16_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_trunc_f32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_xnor_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
v_xor_b32_dpp :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_6802ce>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_6802ce>` :ref:`dpp8_sel<amdgpu_synid_dpp8_sel>` :ref:`fi<amdgpu_synid_fi8>`
DS
--
.. parsed-literal::
**INSTRUCTION** **DST** **SRC0** **SRC1** **SRC2** **MODIFIERS**
\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|
ds_add_f32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_add_rtn_f32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_add_rtn_u32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_add_rtn_u64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_add_src2_f32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_add_src2_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_add_src2_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_add_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_add_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_and_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_and_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_and_rtn_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_and_rtn_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_and_src2_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_and_src2_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_append :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_bpermute_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>`
ds_cmpst_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_6802ce>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_cmpst_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_fd235e>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_cmpst_f32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_6802ce>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_cmpst_f64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_fd235e>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_cmpst_rtn_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_6802ce>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_cmpst_rtn_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_fd235e>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_cmpst_rtn_f32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_6802ce>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_cmpst_rtn_f64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_fd235e>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_condxchg32_rtn_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_consume :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_dec_rtn_u32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_dec_rtn_u64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_dec_src2_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_dec_src2_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_dec_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_dec_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_gws_barrier :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_gws_init :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_gws_sema_br :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_gws_sema_p :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_gws_sema_release_all :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_gws_sema_v :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_inc_rtn_u32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_inc_rtn_u64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_inc_src2_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_inc_src2_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_inc_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_inc_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_f32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_f64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_i32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_i64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_rtn_f32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_rtn_f64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_rtn_i32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_rtn_i64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_rtn_u32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_rtn_u64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_src2_f32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_src2_f64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_src2_i32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_src2_i64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_src2_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_src2_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_max_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_f32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_f64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_i32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_i64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_rtn_f32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_rtn_f64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_rtn_i32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_rtn_i64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_rtn_u32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_rtn_u64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_src2_f32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_src2_f64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_src2_i32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_src2_i64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_src2_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_src2_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_min_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_mskor_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_6802ce>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_mskor_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_fd235e>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_mskor_rtn_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_6802ce>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_mskor_rtn_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_fd235e>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_nop
ds_or_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_or_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_or_rtn_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_or_rtn_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_or_src2_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_or_src2_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_ordered_count :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_permute_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>`
ds_read2_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`::ref:`b32x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_read2_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_69a144>`::ref:`b64x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_read2st64_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`::ref:`b32x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_read2st64_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_69a144>`::ref:`b64x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_read_addtid_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_b128 :ref:`vdst<amdgpu_synid_gfx10_vdst_69a144>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_b96 :ref:`vdst<amdgpu_synid_gfx10_vdst_48e42f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_i16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_i8 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_i8_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_i8_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_u16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_u16_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_u16_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_u8 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_u8_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_read_u8_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_rsub_rtn_u32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_rsub_rtn_u64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_rsub_src2_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_rsub_src2_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_rsub_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_rsub_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_sub_rtn_u32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_sub_rtn_u64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_sub_src2_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_sub_src2_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_sub_u32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_sub_u64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_swizzle_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`pattern<amdgpu_synid_sw_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_wrap_rtn_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_6802ce>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_write2_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_6802ce>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_write2_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_fd235e>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_write2st64_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_6802ce>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_write2st64_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_fd235e>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_write_addtid_b32 :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_write_b128 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_e016a1>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_write_b16 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_write_b16_d16_hi :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_write_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_write_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_write_b8 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_write_b8_d16_hi :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_write_b96 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_56f215>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_write_src2_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_write_src2_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_wrxchg2_rtn_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`::ref:`b32x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_6802ce>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_wrxchg2_rtn_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_69a144>`::ref:`b64x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_fd235e>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_wrxchg2st64_rtn_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`::ref:`b32x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_6802ce>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_wrxchg2st64_rtn_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_69a144>`::ref:`b64x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata0<amdgpu_synid_gfx10_vdata0_fd235e>`, :ref:`vdata1<amdgpu_synid_gfx10_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_offset81>` :ref:`gds<amdgpu_synid_gds>`
ds_wrxchg_rtn_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_wrxchg_rtn_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_xor_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_xor_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_xor_rtn_b32 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_xor_rtn_b64 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_xor_src2_b32 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
ds_xor_src2_b64 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_f20ee4>` :ref:`offset<amdgpu_synid_ds_offset16>` :ref:`gds<amdgpu_synid_gds>`
EXP
---
.. parsed-literal::
**INSTRUCTION** **DST** **SRC0** **SRC1** **SRC2** **SRC3** **MODIFIERS**
\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|
exp :ref:`tgt<amdgpu_synid_gfx10_tgt>`, :ref:`vsrc0<amdgpu_synid_gfx10_vsrc_ba3116>`, :ref:`vsrc1<amdgpu_synid_gfx10_vsrc_ba3116>`, :ref:`vsrc2<amdgpu_synid_gfx10_vsrc_ba3116>`, :ref:`vsrc3<amdgpu_synid_gfx10_vsrc_ba3116>` :ref:`done<amdgpu_synid_done>` :ref:`compr<amdgpu_synid_compr>` :ref:`vm<amdgpu_synid_vm>`
FLAT
----
.. parsed-literal::
**INSTRUCTION** **DST** **SRC0** **SRC1** **SRC2** **MODIFIERS**
\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|
flat_atomic_add :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_add_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_and :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_and_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_cmpswap :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`b32x2<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_cmpswap_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_e016a1>`::ref:`b64x2<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_dec :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_dec_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_fcmpswap :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`f32x2<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_fcmpswap_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_e016a1>`::ref:`f64x2<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_fmax :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_fmax_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`f64<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_fmin :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_fmin_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`f64<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_inc :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_inc_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_or :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_or_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_smax :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`i32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`i32<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_smax_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`i64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`i64<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_smin :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`i32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`i32<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_smin_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`i64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`i64<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_sub :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_sub_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_swap :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_swap_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_umax :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_umax_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_umin :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_umin_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_xor :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_atomic_xor_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_dword :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_dwordx2 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_dwordx3 :ref:`vdst<amdgpu_synid_gfx10_vdst_48e42f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_dwordx4 :ref:`vdst<amdgpu_synid_gfx10_vdst_69a144>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_sbyte :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_sbyte_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_sbyte_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_short_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_short_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_sshort :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_ubyte :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_ubyte_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_ubyte_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_load_ushort :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_store_byte :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_store_byte_d16_hi :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_store_dword :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_store_dwordx2 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_store_dwordx3 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_56f215>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_store_dwordx4 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_e016a1>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_store_short :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
flat_store_short_d16_hi :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9f7133>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>` :ref:`offset11<amdgpu_synid_flat_offset11>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_add :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_add_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_and :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_and_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_cmpswap :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`b32x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_cmpswap_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_e016a1>`::ref:`b64x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_dec :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_dec_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_fcmpswap :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`f32x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_fcmpswap_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_e016a1>`::ref:`f64x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_fmax :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_fmax_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`f64<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_fmin :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`f32<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_fmin_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`f64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`f64<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_inc :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_inc_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_or :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_or_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_smax :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`i32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`i32<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_smax_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`i64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`i64<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_smin :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`i32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`i32<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_smin_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`i64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`i64<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_sub :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_sub_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_swap :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_swap_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_umax :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_umax_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_umin :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_umin_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_xor :ref:`vdst<amdgpu_synid_gfx10_vdst_d0dc43>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_atomic_xor_x2 :ref:`vdst<amdgpu_synid_gfx10_vdst_463513>`::ref:`opt<amdgpu_synid_gfx10_opt_847aed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_load_dword :ref:`vdst<amdgpu_synid_gfx10_vdst_4d2300>`::ref:`opt<amdgpu_synid_gfx10_opt_0d447d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lds<amdgpu_synid_lds>`
global_load_dwordx2 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_load_dwordx3 :ref:`vdst<amdgpu_synid_gfx10_vdst_48e42f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_load_dwordx4 :ref:`vdst<amdgpu_synid_gfx10_vdst_69a144>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_load_sbyte :ref:`vdst<amdgpu_synid_gfx10_vdst_4d2300>`::ref:`opt<amdgpu_synid_gfx10_opt_0d447d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lds<amdgpu_synid_lds>`
global_load_sbyte_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_load_sbyte_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_load_short_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_load_short_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_load_sshort :ref:`vdst<amdgpu_synid_gfx10_vdst_4d2300>`::ref:`opt<amdgpu_synid_gfx10_opt_0d447d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lds<amdgpu_synid_lds>`
global_load_ubyte :ref:`vdst<amdgpu_synid_gfx10_vdst_4d2300>`::ref:`opt<amdgpu_synid_gfx10_opt_0d447d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lds<amdgpu_synid_lds>`
global_load_ubyte_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_load_ubyte_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_load_ushort :ref:`vdst<amdgpu_synid_gfx10_vdst_4d2300>`::ref:`opt<amdgpu_synid_gfx10_opt_0d447d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lds<amdgpu_synid_lds>`
global_store_byte :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_store_byte_d16_hi :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_store_dword :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_store_dwordx2 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_store_dwordx3 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_56f215>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_store_dwordx4 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_e016a1>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_store_short :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
global_store_short_d16_hi :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_load_dword :ref:`vdst<amdgpu_synid_gfx10_vdst_4d2300>`::ref:`opt<amdgpu_synid_gfx10_opt_0d447d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lds<amdgpu_synid_lds>`
scratch_load_dwordx2 :ref:`vdst<amdgpu_synid_gfx10_vdst_bdb32f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_load_dwordx3 :ref:`vdst<amdgpu_synid_gfx10_vdst_48e42f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_load_dwordx4 :ref:`vdst<amdgpu_synid_gfx10_vdst_69a144>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_load_sbyte :ref:`vdst<amdgpu_synid_gfx10_vdst_4d2300>`::ref:`opt<amdgpu_synid_gfx10_opt_0d447d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lds<amdgpu_synid_lds>`
scratch_load_sbyte_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_load_sbyte_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_load_short_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_load_short_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_load_sshort :ref:`vdst<amdgpu_synid_gfx10_vdst_4d2300>`::ref:`opt<amdgpu_synid_gfx10_opt_0d447d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lds<amdgpu_synid_lds>`
scratch_load_ubyte :ref:`vdst<amdgpu_synid_gfx10_vdst_4d2300>`::ref:`opt<amdgpu_synid_gfx10_opt_0d447d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lds<amdgpu_synid_lds>`
scratch_load_ubyte_d16 :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_load_ubyte_d16_hi :ref:`vdst<amdgpu_synid_gfx10_vdst_89680f>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_load_ushort :ref:`vdst<amdgpu_synid_gfx10_vdst_4d2300>`::ref:`opt<amdgpu_synid_gfx10_opt_0d447d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lds<amdgpu_synid_lds>`
scratch_store_byte :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_store_byte_d16_hi :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_store_dword :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_store_dwordx2 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_store_dwordx3 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_56f215>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_store_dwordx4 :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_e016a1>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_store_short :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
scratch_store_short_d16_hi :ref:`vaddr<amdgpu_synid_gfx10_vaddr_76b997>`, :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`saddr<amdgpu_synid_gfx10_saddr_da2a8a>` :ref:`offset12s<amdgpu_synid_flat_offset12s>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
MIMG
----
.. parsed-literal::
**INSTRUCTION** **DST** **SRC0** **SRC1** **SRC2** **MODIFIERS**
\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|
image_atomic_add :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_and :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_cmpswap :ref:`vdata<amdgpu_synid_gfx10_vdata_84fab6>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_dec :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_fcmpswap :ref:`vdata<amdgpu_synid_gfx10_vdata_84fab6>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_fmax :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_fmin :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_inc :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_or :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_smax :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_smin :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_sub :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_swap :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_umax :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_umin :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_atomic_xor :ref:`vdata<amdgpu_synid_gfx10_vdata_aa5a53>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_gather4 :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_b :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_b_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_b_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_b_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c_b :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c_b_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c_b_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c_b_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c_l :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c_l_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c_lz :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c_lz_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_c_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_l :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_l_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_lz :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_lz_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4_o :ref:`vdst<amdgpu_synid_gfx10_vdst_5ec176>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_gather4h :ref:`vdst<amdgpu_synid_gfx10_vdst_69a144>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>`
image_get_lod :ref:`vdst<amdgpu_synid_gfx10_vdst_dfa6da>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>`
image_get_resinfo :ref:`vdst<amdgpu_synid_gfx10_vdst_dfa6da>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>`
image_load :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_load_mip :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_load_mip_pck :ref:`vdst<amdgpu_synid_gfx10_vdst_dfa6da>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>`
image_load_mip_pck_sgn :ref:`vdst<amdgpu_synid_gfx10_vdst_dfa6da>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>`
image_load_pck :ref:`vdst<amdgpu_synid_gfx10_vdst_dfa6da>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>`
image_load_pck_sgn :ref:`vdst<amdgpu_synid_gfx10_vdst_dfa6da>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>`
image_sample :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_b :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_b_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_b_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_b_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_b :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_b_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_b_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_b_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_cd :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_cd_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_cd_cl_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_cd_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_cd_cl_o_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_cd_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_cd_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_cd_o_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_d :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_d_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_d_cl_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_d_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_d_cl_o_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_d_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_d_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_d_o_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_l :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_l_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_lz :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_lz_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_c_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_cd :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_cd_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_cd_cl_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_cd_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_cd_cl_o_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_cd_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_cd_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_cd_o_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_d :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_d_cl :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_d_cl_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_d_cl_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_d_cl_o_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_d_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_d_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_d_o_g16 :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_l :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_l_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_lz :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_lz_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_sample_o :ref:`vdst<amdgpu_synid_gfx10_vdst_eae4c8>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>`, :ref:`ssamp<amdgpu_synid_gfx10_ssamp>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`tfe<amdgpu_synid_tfe>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_store :ref:`vdata<amdgpu_synid_gfx10_vdata_21b58d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_store_mip :ref:`vdata<amdgpu_synid_gfx10_vdata_21b58d>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>` :ref:`d16<amdgpu_synid_d16>`
image_store_mip_pck :ref:`vdata<amdgpu_synid_gfx10_vdata_c08393>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
image_store_pck :ref:`vdata<amdgpu_synid_gfx10_vdata_c08393>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_a5639c>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_cf7132>` :ref:`dmask<amdgpu_synid_dmask>` :ref:`dim<amdgpu_synid_dim>` :ref:`unorm<amdgpu_synid_unorm>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>` :ref:`a16<amdgpu_synid_a16>` :ref:`lwe<amdgpu_synid_lwe>`
MTBUF
-----
.. parsed-literal::
**INSTRUCTION** **DST** **SRC0** **SRC1** **SRC2** **SRC3** **MODIFIERS**
\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|
tbuffer_load_format_d16_x :ref:`vdst<amdgpu_synid_gfx10_vdst_709347>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
tbuffer_load_format_d16_xy :ref:`vdst<amdgpu_synid_gfx10_vdst_709347>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
tbuffer_load_format_d16_xyz :ref:`vdst<amdgpu_synid_gfx10_vdst_d71f1c>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
tbuffer_load_format_d16_xyzw :ref:`vdst<amdgpu_synid_gfx10_vdst_d71f1c>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
tbuffer_load_format_x :ref:`vdst<amdgpu_synid_gfx10_vdst_709347>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
tbuffer_load_format_xy :ref:`vdst<amdgpu_synid_gfx10_vdst_d71f1c>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
tbuffer_load_format_xyz :ref:`vdst<amdgpu_synid_gfx10_vdst_81a6ed>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
tbuffer_load_format_xyzw :ref:`vdst<amdgpu_synid_gfx10_vdst_dd8a32>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>` :ref:`dlc<amdgpu_synid_dlc>`
tbuffer_store_format_d16_x :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
tbuffer_store_format_d16_xy :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
tbuffer_store_format_d16_xyz :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
tbuffer_store_format_d16_xyzw :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
tbuffer_store_format_x :ref:`vdata<amdgpu_synid_gfx10_vdata_6802ce>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
tbuffer_store_format_xy :ref:`vdata<amdgpu_synid_gfx10_vdata_fd235e>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
tbuffer_store_format_xyz :ref:`vdata<amdgpu_synid_gfx10_vdata_56f215>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
tbuffer_store_format_xyzw :ref:`vdata<amdgpu_synid_gfx10_vdata_e016a1>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`ufmt<amdgpu_synid_ufmt>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
MUBUF
-----
.. parsed-literal::
**INSTRUCTION** **DST** **SRC0** **SRC1** **SRC2** **SRC3** **MODIFIERS**
\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|\ |---|
buffer_atomic_add :ref:`vdata<amdgpu_synid_gfx10_vdata_ad559c>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
buffer_atomic_add_x2 :ref:`vdata<amdgpu_synid_gfx10_vdata_4b260e>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
buffer_atomic_and :ref:`vdata<amdgpu_synid_gfx10_vdata_ad559c>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
buffer_atomic_and_x2 :ref:`vdata<amdgpu_synid_gfx10_vdata_4b260e>`::ref:`dst<amdgpu_synid_gfx10_dst>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
buffer_atomic_cmpswap :ref:`vdata<amdgpu_synid_gfx10_vdata_4b260e>`::ref:`dst<amdgpu_synid_gfx10_dst>`::ref:`b32x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
buffer_atomic_cmpswap_x2 :ref:`vdata<amdgpu_synid_gfx10_vdata_2d6239>`::ref:`dst<amdgpu_synid_gfx10_dst>`::ref:`b64x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
buffer_atomic_dec :ref:`vdata<amdgpu_synid_gfx10_vdata_ad559c>`::ref:`dst<amdgpu_synid_gfx10_dst>`::ref:`u32<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
buffer_atomic_dec_x2 :ref:`vdata<amdgpu_synid_gfx10_vdata_4b260e>`::ref:`dst<amdgpu_synid_gfx10_dst>`::ref:`u64<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>` :ref:`glc<amdgpu_synid_glc>` :ref:`slc<amdgpu_synid_slc>`
buffer_atomic_fcmpswap :ref:`vdata<amdgpu_synid_gfx10_vdata_4b260e>`::ref:`dst<amdgpu_synid_gfx10_dst>`::ref:`f32x2<amdgpu_synid_gfx10_type_deviation>`, :ref:`vaddr<amdgpu_synid_gfx10_vaddr_b73dc0>`, :ref:`srsrc<amdgpu_synid_gfx10_srsrc_80eef6>`, :ref:`soffset<amdgpu_synid_gfx10_soffset_b556e6>` :ref:`idxen<amdgpu_synid_idxen>` :ref:`offen<amdgpu_synid_offen>` :ref:`offset12<amdgpu_synid_buf_offset12>`