Sign in
llvm
/
llvm-project
/
llvm
/
1aadfe588f692549e108b69bf8a624cbf1899a0e
/
.
/
test
/
CodeGen
/
MIR
/
AMDGPU
/
machine-function-info-register-parse-error1.mir
blob: 312f7e378cb10feaf7ba065eb9bebcfb1ff5e4a8 [
file
] [
log
] [
blame
]
# RUN: not llc -march=amdgcn -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
---
name
:
noreg_rsrc_reg
machineFunctionInfo
:
scratchRSrcReg
:
'$noreg'
# CHECK: :[[@LINE-1]]:{{[0-9]+}}: incorrect register class for field
body
:
|
bb
.
0
:
S_ENDPGM
...