Sign in
llvm
/
llvm-project
/
llvm
/
0410e9c75c4b25d71c9794f8cb51d60642ea8123
/
.
/
test
/
CodeGen
/
MIR
/
AMDGPU
/
mfi-parse-error-scratch-rsrc-reg.mir
blob: 0e0666d1cdeffddc643b87048159b20400393f89 [
file
] [
log
] [
blame
]
# RUN: not llc -march=amdgcn -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
---
name
:
empty_scratch_rsrc_reg
machineFunctionInfo
:
scratchRSrcReg
:
''
# CHECK: :[[@LINE-1]]:{{[0-9]+}}: expected a named register
body
:
|
bb
.
0
:
S_ENDPGM
...
