[AArch64][SVE2] Generate SVE2 BSL instruction in LLVM for add/sub. (#88413)

Allow to fold or/and-and to BSL instuction for scalable vectors.

GitOrigin-RevId: 6f26867cfa4c1333e69a17f8a2fc8297a4ab6d45
2 files changed