[ARM] VBIT/VBIF support added.

Vector bitwise selects are matched by pseudo VBSP instruction
and expanded to VBSL/VBIT/VBIF after register allocation
depend on operands registers to minimize extra copies.

GitOrigin-RevId: b9a6fb64281b6836e565ee39fb0d543bf184fd88
19 files changed