| // NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --function-signature --check-globals --include-generated-funcs --replace-value-regex "__omp_offloading_[0-9a-z]+_[0-9a-z]+" "reduction_ size[.].+[.]" "pl_cond[.].+[.|,]" --prefix-filecheck-ir-name _ |
| // RUN: %clang_cc1 -fopenmp-enable-irbuilder -verify -fopenmp -fopenmp-version=50 -x c++ -triple x86_64-unknown-unknown -emit-llvm %s -o - | FileCheck %s |
| // expected-no-diagnostics |
| |
| struct S { |
| int a, b; |
| }; |
| |
| struct P { |
| int a, b; |
| }; |
| |
| #define N 32 |
| |
| void simple(float *a, float *b, int *c) { |
| S s, *p; |
| int D[N]; |
| for (int i = 0; i <N; ++i) |
| D[i] = i; |
| P pp; |
| #pragma omp simd aligned (a:128) aligned(p:64) aligned(D) |
| for (int i = 3; i < N; i += 5) { |
| a[i] = b[i] + s.a + p->a + D[i]; |
| } |
| |
| #pragma omp simd |
| for (int j = 3; j < N; j += 5) { |
| c[j] = pp.a; |
| } |
| } |
| // CHECK-LABEL: define {{[^@]+}}@_Z6simplePfS_Pi |
| // CHECK-SAME: (ptr noundef [[A:%.*]], ptr noundef [[B:%.*]], ptr noundef [[C:%.*]]) #[[ATTR0:[0-9]+]] { |
| // CHECK-NEXT: entry: |
| // CHECK-NEXT: [[A_ADDR:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: [[B_ADDR:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: [[C_ADDR:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: [[S:%.*]] = alloca [[STRUCT_S:%.*]], align 4 |
| // CHECK-NEXT: [[P:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: [[D:%.*]] = alloca [32 x i32], align 16 |
| // CHECK-NEXT: [[I:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: [[PP:%.*]] = alloca [[STRUCT_P:%.*]], align 4 |
| // CHECK-NEXT: [[I1:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: [[AGG_CAPTURED:%.*]] = alloca [[STRUCT_ANON:%.*]], align 8 |
| // CHECK-NEXT: [[AGG_CAPTURED2:%.*]] = alloca [[STRUCT_ANON_0:%.*]], align 4 |
| // CHECK-NEXT: [[DOTCOUNT_ADDR:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: [[J:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: [[AGG_CAPTURED15:%.*]] = alloca [[STRUCT_ANON_1:%.*]], align 8 |
| // CHECK-NEXT: [[AGG_CAPTURED16:%.*]] = alloca [[STRUCT_ANON_2:%.*]], align 4 |
| // CHECK-NEXT: [[DOTCOUNT_ADDR17:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: store ptr [[A]], ptr [[A_ADDR]], align 8 |
| // CHECK-NEXT: store ptr [[B]], ptr [[B_ADDR]], align 8 |
| // CHECK-NEXT: store ptr [[C]], ptr [[C_ADDR]], align 8 |
| // CHECK-NEXT: store i32 0, ptr [[I]], align 4 |
| // CHECK-NEXT: br label [[FOR_COND:%.*]] |
| // CHECK: for.cond: |
| // CHECK-NEXT: [[TMP0:%.*]] = load i32, ptr [[I]], align 4 |
| // CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[TMP0]], 32 |
| // CHECK-NEXT: br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]] |
| // CHECK: for.body: |
| // CHECK-NEXT: [[TMP1:%.*]] = load i32, ptr [[I]], align 4 |
| // CHECK-NEXT: [[TMP2:%.*]] = load i32, ptr [[I]], align 4 |
| // CHECK-NEXT: [[IDXPROM:%.*]] = sext i32 [[TMP2]] to i64 |
| // CHECK-NEXT: [[ARRAYIDX:%.*]] = getelementptr inbounds [32 x i32], ptr [[D]], i64 0, i64 [[IDXPROM]] |
| // CHECK-NEXT: store i32 [[TMP1]], ptr [[ARRAYIDX]], align 4 |
| // CHECK-NEXT: br label [[FOR_INC:%.*]] |
| // CHECK: for.inc: |
| // CHECK-NEXT: [[TMP3:%.*]] = load i32, ptr [[I]], align 4 |
| // CHECK-NEXT: [[INC:%.*]] = add nsw i32 [[TMP3]], 1 |
| // CHECK-NEXT: store i32 [[INC]], ptr [[I]], align 4 |
| // CHECK-NEXT: br label [[FOR_COND]], !llvm.loop [[LOOP3:![0-9]+]] |
| // CHECK: for.end: |
| // CHECK-NEXT: [[TMP4:%.*]] = load ptr, ptr [[A_ADDR]], align 8 |
| // CHECK-NEXT: [[TMP5:%.*]] = load ptr, ptr [[P]], align 8 |
| // CHECK-NEXT: [[ARRAYDECAY:%.*]] = getelementptr inbounds [32 x i32], ptr [[D]], i64 0, i64 0 |
| // CHECK-NEXT: store i32 3, ptr [[I1]], align 4 |
| // CHECK-NEXT: [[TMP6:%.*]] = getelementptr inbounds [[STRUCT_ANON]], ptr [[AGG_CAPTURED]], i32 0, i32 0 |
| // CHECK-NEXT: store ptr [[I1]], ptr [[TMP6]], align 8 |
| // CHECK-NEXT: [[TMP7:%.*]] = getelementptr inbounds [[STRUCT_ANON_0]], ptr [[AGG_CAPTURED2]], i32 0, i32 0 |
| // CHECK-NEXT: [[TMP8:%.*]] = load i32, ptr [[I1]], align 4 |
| // CHECK-NEXT: store i32 [[TMP8]], ptr [[TMP7]], align 4 |
| // CHECK-NEXT: call void @__captured_stmt(ptr [[DOTCOUNT_ADDR]], ptr [[AGG_CAPTURED]]) |
| // CHECK-NEXT: [[DOTCOUNT:%.*]] = load i32, ptr [[DOTCOUNT_ADDR]], align 4 |
| // CHECK-NEXT: br label [[OMP_LOOP_PREHEADER:%.*]] |
| // CHECK: omp_loop.preheader: |
| // CHECK-NEXT: call void @llvm.assume(i1 true) [ "align"(ptr [[TMP4]], i64 128) ] |
| // CHECK-NEXT: call void @llvm.assume(i1 true) [ "align"(ptr [[TMP5]], i64 64) ] |
| // CHECK-NEXT: call void @llvm.assume(i1 true) [ "align"(ptr [[ARRAYDECAY]], i64 16) ] |
| // CHECK-NEXT: br label [[OMP_LOOP_HEADER:%.*]] |
| // CHECK: omp_loop.header: |
| // CHECK-NEXT: [[OMP_LOOP_IV:%.*]] = phi i32 [ 0, [[OMP_LOOP_PREHEADER]] ], [ [[OMP_LOOP_NEXT:%.*]], [[OMP_LOOP_INC:%.*]] ] |
| // CHECK-NEXT: br label [[OMP_LOOP_COND:%.*]] |
| // CHECK: omp_loop.cond: |
| // CHECK-NEXT: [[OMP_LOOP_CMP:%.*]] = icmp ult i32 [[OMP_LOOP_IV]], [[DOTCOUNT]] |
| // CHECK-NEXT: br i1 [[OMP_LOOP_CMP]], label [[OMP_LOOP_BODY:%.*]], label [[OMP_LOOP_EXIT:%.*]] |
| // CHECK: omp_loop.body: |
| // CHECK-NEXT: call void @__captured_stmt.1(ptr [[I1]], i32 [[OMP_LOOP_IV]], ptr [[AGG_CAPTURED2]]), !llvm.access.group [[ACC_GRP5:![0-9]+]] |
| // CHECK-NEXT: [[TMP9:%.*]] = load ptr, ptr [[B_ADDR]], align 8, !llvm.access.group [[ACC_GRP5]] |
| // CHECK-NEXT: [[TMP10:%.*]] = load i32, ptr [[I1]], align 4, !llvm.access.group [[ACC_GRP5]] |
| // CHECK-NEXT: [[IDXPROM3:%.*]] = sext i32 [[TMP10]] to i64 |
| // CHECK-NEXT: [[ARRAYIDX4:%.*]] = getelementptr inbounds float, ptr [[TMP9]], i64 [[IDXPROM3]] |
| // CHECK-NEXT: [[TMP11:%.*]] = load float, ptr [[ARRAYIDX4]], align 4, !llvm.access.group [[ACC_GRP5]] |
| // CHECK-NEXT: [[A5:%.*]] = getelementptr inbounds [[STRUCT_S]], ptr [[S]], i32 0, i32 0 |
| // CHECK-NEXT: [[TMP12:%.*]] = load i32, ptr [[A5]], align 4, !llvm.access.group [[ACC_GRP5]] |
| // CHECK-NEXT: [[CONV:%.*]] = sitofp i32 [[TMP12]] to float |
| // CHECK-NEXT: [[ADD:%.*]] = fadd float [[TMP11]], [[CONV]] |
| // CHECK-NEXT: [[TMP13:%.*]] = load ptr, ptr [[P]], align 8, !llvm.access.group [[ACC_GRP5]] |
| // CHECK-NEXT: [[A6:%.*]] = getelementptr inbounds [[STRUCT_S]], ptr [[TMP13]], i32 0, i32 0 |
| // CHECK-NEXT: [[TMP14:%.*]] = load i32, ptr [[A6]], align 4, !llvm.access.group [[ACC_GRP5]] |
| // CHECK-NEXT: [[CONV7:%.*]] = sitofp i32 [[TMP14]] to float |
| // CHECK-NEXT: [[ADD8:%.*]] = fadd float [[ADD]], [[CONV7]] |
| // CHECK-NEXT: [[TMP15:%.*]] = load i32, ptr [[I1]], align 4, !llvm.access.group [[ACC_GRP5]] |
| // CHECK-NEXT: [[IDXPROM9:%.*]] = sext i32 [[TMP15]] to i64 |
| // CHECK-NEXT: [[ARRAYIDX10:%.*]] = getelementptr inbounds [32 x i32], ptr [[D]], i64 0, i64 [[IDXPROM9]] |
| // CHECK-NEXT: [[TMP16:%.*]] = load i32, ptr [[ARRAYIDX10]], align 4, !llvm.access.group [[ACC_GRP5]] |
| // CHECK-NEXT: [[CONV11:%.*]] = sitofp i32 [[TMP16]] to float |
| // CHECK-NEXT: [[ADD12:%.*]] = fadd float [[ADD8]], [[CONV11]] |
| // CHECK-NEXT: [[TMP17:%.*]] = load ptr, ptr [[A_ADDR]], align 8, !llvm.access.group [[ACC_GRP5]] |
| // CHECK-NEXT: [[TMP18:%.*]] = load i32, ptr [[I1]], align 4, !llvm.access.group [[ACC_GRP5]] |
| // CHECK-NEXT: [[IDXPROM13:%.*]] = sext i32 [[TMP18]] to i64 |
| // CHECK-NEXT: [[ARRAYIDX14:%.*]] = getelementptr inbounds float, ptr [[TMP17]], i64 [[IDXPROM13]] |
| // CHECK-NEXT: store float [[ADD12]], ptr [[ARRAYIDX14]], align 4, !llvm.access.group [[ACC_GRP5]] |
| // CHECK-NEXT: br label [[OMP_LOOP_INC]] |
| // CHECK: omp_loop.inc: |
| // CHECK-NEXT: [[OMP_LOOP_NEXT]] = add nuw i32 [[OMP_LOOP_IV]], 1 |
| // CHECK-NEXT: br label [[OMP_LOOP_HEADER]], !llvm.loop [[LOOP6:![0-9]+]] |
| // CHECK: omp_loop.exit: |
| // CHECK-NEXT: br label [[OMP_LOOP_AFTER:%.*]] |
| // CHECK: omp_loop.after: |
| // CHECK-NEXT: store i32 3, ptr [[J]], align 4 |
| // CHECK-NEXT: [[TMP19:%.*]] = getelementptr inbounds [[STRUCT_ANON_1]], ptr [[AGG_CAPTURED15]], i32 0, i32 0 |
| // CHECK-NEXT: store ptr [[J]], ptr [[TMP19]], align 8 |
| // CHECK-NEXT: [[TMP20:%.*]] = getelementptr inbounds [[STRUCT_ANON_2]], ptr [[AGG_CAPTURED16]], i32 0, i32 0 |
| // CHECK-NEXT: [[TMP21:%.*]] = load i32, ptr [[J]], align 4 |
| // CHECK-NEXT: store i32 [[TMP21]], ptr [[TMP20]], align 4 |
| // CHECK-NEXT: call void @__captured_stmt.2(ptr [[DOTCOUNT_ADDR17]], ptr [[AGG_CAPTURED15]]) |
| // CHECK-NEXT: [[DOTCOUNT18:%.*]] = load i32, ptr [[DOTCOUNT_ADDR17]], align 4 |
| // CHECK-NEXT: br label [[OMP_LOOP_PREHEADER19:%.*]] |
| // CHECK: omp_loop.preheader19: |
| // CHECK-NEXT: br label [[OMP_LOOP_HEADER20:%.*]] |
| // CHECK: omp_loop.header20: |
| // CHECK-NEXT: [[OMP_LOOP_IV26:%.*]] = phi i32 [ 0, [[OMP_LOOP_PREHEADER19]] ], [ [[OMP_LOOP_NEXT28:%.*]], [[OMP_LOOP_INC23:%.*]] ] |
| // CHECK-NEXT: br label [[OMP_LOOP_COND21:%.*]] |
| // CHECK: omp_loop.cond21: |
| // CHECK-NEXT: [[OMP_LOOP_CMP27:%.*]] = icmp ult i32 [[OMP_LOOP_IV26]], [[DOTCOUNT18]] |
| // CHECK-NEXT: br i1 [[OMP_LOOP_CMP27]], label [[OMP_LOOP_BODY22:%.*]], label [[OMP_LOOP_EXIT24:%.*]] |
| // CHECK: omp_loop.body22: |
| // CHECK-NEXT: call void @__captured_stmt.3(ptr [[J]], i32 [[OMP_LOOP_IV26]], ptr [[AGG_CAPTURED16]]), !llvm.access.group [[ACC_GRP9:![0-9]+]] |
| // CHECK-NEXT: [[A29:%.*]] = getelementptr inbounds [[STRUCT_P]], ptr [[PP]], i32 0, i32 0 |
| // CHECK-NEXT: [[TMP22:%.*]] = load i32, ptr [[A29]], align 4, !llvm.access.group [[ACC_GRP9]] |
| // CHECK-NEXT: [[TMP23:%.*]] = load ptr, ptr [[C_ADDR]], align 8, !llvm.access.group [[ACC_GRP9]] |
| // CHECK-NEXT: [[TMP24:%.*]] = load i32, ptr [[J]], align 4, !llvm.access.group [[ACC_GRP9]] |
| // CHECK-NEXT: [[IDXPROM30:%.*]] = sext i32 [[TMP24]] to i64 |
| // CHECK-NEXT: [[ARRAYIDX31:%.*]] = getelementptr inbounds i32, ptr [[TMP23]], i64 [[IDXPROM30]] |
| // CHECK-NEXT: store i32 [[TMP22]], ptr [[ARRAYIDX31]], align 4, !llvm.access.group [[ACC_GRP9]] |
| // CHECK-NEXT: br label [[OMP_LOOP_INC23]] |
| // CHECK: omp_loop.inc23: |
| // CHECK-NEXT: [[OMP_LOOP_NEXT28]] = add nuw i32 [[OMP_LOOP_IV26]], 1 |
| // CHECK-NEXT: br label [[OMP_LOOP_HEADER20]], !llvm.loop [[LOOP10:![0-9]+]] |
| // CHECK: omp_loop.exit24: |
| // CHECK-NEXT: br label [[OMP_LOOP_AFTER25:%.*]] |
| // CHECK: omp_loop.after25: |
| // CHECK-NEXT: ret void |
| // |
| // |
| // CHECK-LABEL: define {{[^@]+}}@__captured_stmt |
| // CHECK-SAME: (ptr noundef nonnull align 4 dereferenceable(4) [[DISTANCE:%.*]], ptr noalias noundef [[__CONTEXT:%.*]]) #[[ATTR1:[0-9]+]] { |
| // CHECK-NEXT: entry: |
| // CHECK-NEXT: [[DISTANCE_ADDR:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: [[__CONTEXT_ADDR:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: [[DOTSTART:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: [[DOTSTOP:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: [[DOTSTEP:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: store ptr [[DISTANCE]], ptr [[DISTANCE_ADDR]], align 8 |
| // CHECK-NEXT: store ptr [[__CONTEXT]], ptr [[__CONTEXT_ADDR]], align 8 |
| // CHECK-NEXT: [[TMP0:%.*]] = load ptr, ptr [[__CONTEXT_ADDR]], align 8 |
| // CHECK-NEXT: [[TMP1:%.*]] = getelementptr inbounds [[STRUCT_ANON:%.*]], ptr [[TMP0]], i32 0, i32 0 |
| // CHECK-NEXT: [[TMP2:%.*]] = load ptr, ptr [[TMP1]], align 8 |
| // CHECK-NEXT: [[TMP3:%.*]] = load i32, ptr [[TMP2]], align 4 |
| // CHECK-NEXT: store i32 [[TMP3]], ptr [[DOTSTART]], align 4 |
| // CHECK-NEXT: store i32 32, ptr [[DOTSTOP]], align 4 |
| // CHECK-NEXT: store i32 5, ptr [[DOTSTEP]], align 4 |
| // CHECK-NEXT: [[TMP4:%.*]] = load i32, ptr [[DOTSTART]], align 4 |
| // CHECK-NEXT: [[TMP5:%.*]] = load i32, ptr [[DOTSTOP]], align 4 |
| // CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[TMP4]], [[TMP5]] |
| // CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]] |
| // CHECK: cond.true: |
| // CHECK-NEXT: [[TMP6:%.*]] = load i32, ptr [[DOTSTOP]], align 4 |
| // CHECK-NEXT: [[TMP7:%.*]] = load i32, ptr [[DOTSTART]], align 4 |
| // CHECK-NEXT: [[SUB:%.*]] = sub nsw i32 [[TMP6]], [[TMP7]] |
| // CHECK-NEXT: [[TMP8:%.*]] = load i32, ptr [[DOTSTEP]], align 4 |
| // CHECK-NEXT: [[SUB1:%.*]] = sub i32 [[TMP8]], 1 |
| // CHECK-NEXT: [[ADD:%.*]] = add i32 [[SUB]], [[SUB1]] |
| // CHECK-NEXT: [[TMP9:%.*]] = load i32, ptr [[DOTSTEP]], align 4 |
| // CHECK-NEXT: [[DIV:%.*]] = udiv i32 [[ADD]], [[TMP9]] |
| // CHECK-NEXT: br label [[COND_END:%.*]] |
| // CHECK: cond.false: |
| // CHECK-NEXT: br label [[COND_END]] |
| // CHECK: cond.end: |
| // CHECK-NEXT: [[COND:%.*]] = phi i32 [ [[DIV]], [[COND_TRUE]] ], [ 0, [[COND_FALSE]] ] |
| // CHECK-NEXT: [[TMP10:%.*]] = load ptr, ptr [[DISTANCE_ADDR]], align 8 |
| // CHECK-NEXT: store i32 [[COND]], ptr [[TMP10]], align 4 |
| // CHECK-NEXT: ret void |
| // |
| // |
| // CHECK-LABEL: define {{[^@]+}}@__captured_stmt.1 |
| // CHECK-SAME: (ptr noundef nonnull align 4 dereferenceable(4) [[LOOPVAR:%.*]], i32 noundef [[LOGICAL:%.*]], ptr noalias noundef [[__CONTEXT:%.*]]) #[[ATTR1]] { |
| // CHECK-NEXT: entry: |
| // CHECK-NEXT: [[LOOPVAR_ADDR:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: [[LOGICAL_ADDR:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: [[__CONTEXT_ADDR:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: store ptr [[LOOPVAR]], ptr [[LOOPVAR_ADDR]], align 8 |
| // CHECK-NEXT: store i32 [[LOGICAL]], ptr [[LOGICAL_ADDR]], align 4 |
| // CHECK-NEXT: store ptr [[__CONTEXT]], ptr [[__CONTEXT_ADDR]], align 8 |
| // CHECK-NEXT: [[TMP0:%.*]] = load ptr, ptr [[__CONTEXT_ADDR]], align 8 |
| // CHECK-NEXT: [[TMP1:%.*]] = getelementptr inbounds [[STRUCT_ANON_0:%.*]], ptr [[TMP0]], i32 0, i32 0 |
| // CHECK-NEXT: [[TMP2:%.*]] = load i32, ptr [[TMP1]], align 4 |
| // CHECK-NEXT: [[TMP3:%.*]] = load i32, ptr [[LOGICAL_ADDR]], align 4 |
| // CHECK-NEXT: [[MUL:%.*]] = mul i32 5, [[TMP3]] |
| // CHECK-NEXT: [[ADD:%.*]] = add i32 [[TMP2]], [[MUL]] |
| // CHECK-NEXT: [[TMP4:%.*]] = load ptr, ptr [[LOOPVAR_ADDR]], align 8 |
| // CHECK-NEXT: store i32 [[ADD]], ptr [[TMP4]], align 4 |
| // CHECK-NEXT: ret void |
| // |
| // |
| // CHECK-LABEL: define {{[^@]+}}@__captured_stmt.2 |
| // CHECK-SAME: (ptr noundef nonnull align 4 dereferenceable(4) [[DISTANCE:%.*]], ptr noalias noundef [[__CONTEXT:%.*]]) #[[ATTR1]] { |
| // CHECK-NEXT: entry: |
| // CHECK-NEXT: [[DISTANCE_ADDR:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: [[__CONTEXT_ADDR:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: [[DOTSTART:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: [[DOTSTOP:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: [[DOTSTEP:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: store ptr [[DISTANCE]], ptr [[DISTANCE_ADDR]], align 8 |
| // CHECK-NEXT: store ptr [[__CONTEXT]], ptr [[__CONTEXT_ADDR]], align 8 |
| // CHECK-NEXT: [[TMP0:%.*]] = load ptr, ptr [[__CONTEXT_ADDR]], align 8 |
| // CHECK-NEXT: [[TMP1:%.*]] = getelementptr inbounds [[STRUCT_ANON_1:%.*]], ptr [[TMP0]], i32 0, i32 0 |
| // CHECK-NEXT: [[TMP2:%.*]] = load ptr, ptr [[TMP1]], align 8 |
| // CHECK-NEXT: [[TMP3:%.*]] = load i32, ptr [[TMP2]], align 4 |
| // CHECK-NEXT: store i32 [[TMP3]], ptr [[DOTSTART]], align 4 |
| // CHECK-NEXT: store i32 32, ptr [[DOTSTOP]], align 4 |
| // CHECK-NEXT: store i32 5, ptr [[DOTSTEP]], align 4 |
| // CHECK-NEXT: [[TMP4:%.*]] = load i32, ptr [[DOTSTART]], align 4 |
| // CHECK-NEXT: [[TMP5:%.*]] = load i32, ptr [[DOTSTOP]], align 4 |
| // CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[TMP4]], [[TMP5]] |
| // CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]] |
| // CHECK: cond.true: |
| // CHECK-NEXT: [[TMP6:%.*]] = load i32, ptr [[DOTSTOP]], align 4 |
| // CHECK-NEXT: [[TMP7:%.*]] = load i32, ptr [[DOTSTART]], align 4 |
| // CHECK-NEXT: [[SUB:%.*]] = sub nsw i32 [[TMP6]], [[TMP7]] |
| // CHECK-NEXT: [[TMP8:%.*]] = load i32, ptr [[DOTSTEP]], align 4 |
| // CHECK-NEXT: [[SUB1:%.*]] = sub i32 [[TMP8]], 1 |
| // CHECK-NEXT: [[ADD:%.*]] = add i32 [[SUB]], [[SUB1]] |
| // CHECK-NEXT: [[TMP9:%.*]] = load i32, ptr [[DOTSTEP]], align 4 |
| // CHECK-NEXT: [[DIV:%.*]] = udiv i32 [[ADD]], [[TMP9]] |
| // CHECK-NEXT: br label [[COND_END:%.*]] |
| // CHECK: cond.false: |
| // CHECK-NEXT: br label [[COND_END]] |
| // CHECK: cond.end: |
| // CHECK-NEXT: [[COND:%.*]] = phi i32 [ [[DIV]], [[COND_TRUE]] ], [ 0, [[COND_FALSE]] ] |
| // CHECK-NEXT: [[TMP10:%.*]] = load ptr, ptr [[DISTANCE_ADDR]], align 8 |
| // CHECK-NEXT: store i32 [[COND]], ptr [[TMP10]], align 4 |
| // CHECK-NEXT: ret void |
| // |
| // |
| // CHECK-LABEL: define {{[^@]+}}@__captured_stmt.3 |
| // CHECK-SAME: (ptr noundef nonnull align 4 dereferenceable(4) [[LOOPVAR:%.*]], i32 noundef [[LOGICAL:%.*]], ptr noalias noundef [[__CONTEXT:%.*]]) #[[ATTR1]] { |
| // CHECK-NEXT: entry: |
| // CHECK-NEXT: [[LOOPVAR_ADDR:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: [[LOGICAL_ADDR:%.*]] = alloca i32, align 4 |
| // CHECK-NEXT: [[__CONTEXT_ADDR:%.*]] = alloca ptr, align 8 |
| // CHECK-NEXT: store ptr [[LOOPVAR]], ptr [[LOOPVAR_ADDR]], align 8 |
| // CHECK-NEXT: store i32 [[LOGICAL]], ptr [[LOGICAL_ADDR]], align 4 |
| // CHECK-NEXT: store ptr [[__CONTEXT]], ptr [[__CONTEXT_ADDR]], align 8 |
| // CHECK-NEXT: [[TMP0:%.*]] = load ptr, ptr [[__CONTEXT_ADDR]], align 8 |
| // CHECK-NEXT: [[TMP1:%.*]] = getelementptr inbounds [[STRUCT_ANON_2:%.*]], ptr [[TMP0]], i32 0, i32 0 |
| // CHECK-NEXT: [[TMP2:%.*]] = load i32, ptr [[TMP1]], align 4 |
| // CHECK-NEXT: [[TMP3:%.*]] = load i32, ptr [[LOGICAL_ADDR]], align 4 |
| // CHECK-NEXT: [[MUL:%.*]] = mul i32 5, [[TMP3]] |
| // CHECK-NEXT: [[ADD:%.*]] = add i32 [[TMP2]], [[MUL]] |
| // CHECK-NEXT: [[TMP4:%.*]] = load ptr, ptr [[LOOPVAR_ADDR]], align 8 |
| // CHECK-NEXT: store i32 [[ADD]], ptr [[TMP4]], align 4 |
| // CHECK-NEXT: ret void |
| // |
| //. |
| // CHECK: attributes #0 = { mustprogress noinline nounwind optnone "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+cx8,+mmx,+sse,+sse2,+x87" } |
| // CHECK: attributes #1 = { noinline nounwind optnone "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+cx8,+mmx,+sse,+sse2,+x87" } |
| // CHECK: attributes #2 = { nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: write) } |
| //. |
| // CHECK: !0 = !{i32 1, !"wchar_size", i32 4} |
| // CHECK: !1 = !{i32 7, !"openmp", i32 50} |
| // CHECK: !2 = !{!" |
| // CHECK: !3 = distinct !{!3, !4} |
| // CHECK: !4 = !{!"llvm.loop.mustprogress"} |
| // CHECK: !5 = distinct !{} |
| // CHECK: !6 = distinct !{!6, !7, !8} |
| // CHECK: !7 = !{!"llvm.loop.parallel_accesses", !5} |
| // CHECK: !8 = !{!"llvm.loop.vectorize.enable", i1 true} |
| // CHECK: !9 = distinct !{} |
| // CHECK: !10 = distinct !{!10, !11, !8} |
| // CHECK: !11 = !{!"llvm.loop.parallel_accesses", !9} |
| //. |