Sign in
llvm
/
llvm-project
/
refs/heads/users/zhaoqi5/test-vec-addressmode
/
.
/
llvm
/
test
/
MC
/
Disassembler
/
Sparc
/
invalid.s
blob: 5ff317e6a82224f640d972b114a10aaa89af89cb [
file
] [
log
] [
blame
] [
edit
]
# RUN: llvm-mc --disassemble %s -triple=sparcv9 2>&1 | FileCheck %s
0xff
0xdc
0xba
0x98
# CHECK: [[@LINE-1]]:1: warning: invalid instruction encoding
0xff
0xdc
0xba
0x98
# CHECK: [[@LINE-1]]:1: warning: invalid instruction encoding
