llvm/test/CodeGen/Hexagon/v6-inlasm2.ll

; RUN: llc -march=hexagon -O2 -disable-hexagon-shuffle=1 < %s | FileCheck %s
; CHECK: vmemu(r{{[0-9]}}+#0) = v{{[0-9]*}}

target triple = "hexagon"

; Function Attrs: nounwind
define void @f0(ptr %a0, ptr %a1) #0 {
b0:
  %v0 = alloca ptr, align 4
  %v1 = alloca ptr, align 4
  %v2 = alloca <16 x i32>, align 64
  store ptr %a0, ptr %v0, align 4
  store ptr %a1, ptr %v1, align 4
  %v3 = load ptr, ptr %v0, align 4
  %v4 = load <16 x i32>, ptr %v2, align 64
  call void asm sideeffect "  $1 = vmemu($0);\0A", "r,v"(ptr %v3, <16 x i32> %v4) #1, !srcloc !0
  %v5 = load ptr, ptr %v1, align 4
  %v6 = load <16 x i32>, ptr %v2, align 64
  call void asm sideeffect "  vmemu($0) = $1;\0A", "r,v,~{memory}"(ptr %v5, <16 x i32> %v6) #1, !srcloc !1
  ret void
}

; Function Attrs: nounwind
define i32 @f1() #0 {
b0:
  ret i32 0
}

attributes #0 = { nounwind "target-cpu"="hexagonv60" "target-features"="+hvxv60,+hvx-length64b" }
attributes #1 = { nounwind }

!0 = !{i32 233}
!1 = !{i32 307}