blob: fe1d06cb39e16d30b6ff3f71ed7e138eb468ac89 [file] [log] [blame]
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=thumbv7-unknown-none-gnueabi | FileCheck %s --check-prefixes=THUMBV7
define { i128, i8 } @muloti_test(i128 %l, i128 %r) unnamed_addr #0 {
; THUMBV7-LABEL: muloti_test:
; THUMBV7: @ %bb.0: @ %start
; THUMBV7-NEXT: .save {r4, r5, r6, r7, r8, r9, r10, r11, lr}
; THUMBV7-NEXT: push.w {r4, r5, r6, r7, r8, r9, r10, r11, lr}
; THUMBV7-NEXT: .pad #44
; THUMBV7-NEXT: sub sp, #44
; THUMBV7-NEXT: ldr.w r8, [sp, #88]
; THUMBV7-NEXT: mov r9, r0
; THUMBV7-NEXT: ldr r7, [sp, #96]
; THUMBV7-NEXT: ldr.w lr, [sp, #100]
; THUMBV7-NEXT: umull r0, r5, r2, r8
; THUMBV7-NEXT: ldr r4, [sp, #80]
; THUMBV7-NEXT: str r0, [sp, #32] @ 4-byte Spill
; THUMBV7-NEXT: umull r1, r0, r3, r7
; THUMBV7-NEXT: str r0, [sp, #4] @ 4-byte Spill
; THUMBV7-NEXT: umull r0, r11, lr, r2
; THUMBV7-NEXT: str r1, [sp, #20] @ 4-byte Spill
; THUMBV7-NEXT: ldr r1, [sp, #92]
; THUMBV7-NEXT: str r0, [sp] @ 4-byte Spill
; THUMBV7-NEXT: umull r0, r10, r7, r2
; THUMBV7-NEXT: mov r7, r1
; THUMBV7-NEXT: umull r6, r12, r1, r4
; THUMBV7-NEXT: str r0, [sp, #40] @ 4-byte Spill
; THUMBV7-NEXT: ldr r0, [sp, #84]
; THUMBV7-NEXT: str r6, [sp, #24] @ 4-byte Spill
; THUMBV7-NEXT: umull r6, r1, r0, r8
; THUMBV7-NEXT: str r6, [sp, #16] @ 4-byte Spill
; THUMBV7-NEXT: umull r6, r2, r2, r7
; THUMBV7-NEXT: mov r7, r4
; THUMBV7-NEXT: strd r6, r2, [sp, #8] @ 8-byte Folded Spill
; THUMBV7-NEXT: umull r2, r6, r4, r8
; THUMBV7-NEXT: str r2, [sp, #36] @ 4-byte Spill
; THUMBV7-NEXT: ldr r2, [sp, #32] @ 4-byte Reload
; THUMBV7-NEXT: str r6, [sp, #28] @ 4-byte Spill
; THUMBV7-NEXT: movs r6, #0
; THUMBV7-NEXT: str.w r2, [r9]
; THUMBV7-NEXT: umlal r5, r6, r3, r8
; THUMBV7-NEXT: ldr r2, [sp, #20] @ 4-byte Reload
; THUMBV7-NEXT: ldr r4, [sp] @ 4-byte Reload
; THUMBV7-NEXT: add r4, r2
; THUMBV7-NEXT: adds.w r2, r10, r4
; THUMBV7-NEXT: str r2, [sp, #20] @ 4-byte Spill
; THUMBV7-NEXT: mov.w r2, #0
; THUMBV7-NEXT: adc r2, r2, #0
; THUMBV7-NEXT: cmp.w r12, #0
; THUMBV7-NEXT: str r2, [sp, #32] @ 4-byte Spill
; THUMBV7-NEXT: it ne
; THUMBV7-NEXT: movne.w r12, #1
; THUMBV7-NEXT: cmp r1, #0
; THUMBV7-NEXT: ldr r2, [sp, #96]
; THUMBV7-NEXT: it ne
; THUMBV7-NEXT: movne r1, #1
; THUMBV7-NEXT: orrs.w r10, r7, r0
; THUMBV7-NEXT: it ne
; THUMBV7-NEXT: movne.w r10, #1
; THUMBV7-NEXT: orrs.w r7, r2, lr
; THUMBV7-NEXT: ldr r2, [sp, #92]
; THUMBV7-NEXT: it ne
; THUMBV7-NEXT: movne r7, #1
; THUMBV7-NEXT: cmp r0, #0
; THUMBV7-NEXT: it ne
; THUMBV7-NEXT: movne r0, #1
; THUMBV7-NEXT: cmp r2, #0
; THUMBV7-NEXT: mov r4, r2
; THUMBV7-NEXT: mov r8, r2
; THUMBV7-NEXT: it ne
; THUMBV7-NEXT: movne r4, #1
; THUMBV7-NEXT: ldr r2, [sp, #8] @ 4-byte Reload
; THUMBV7-NEXT: ands r0, r4
; THUMBV7-NEXT: movs r4, #0
; THUMBV7-NEXT: adds r5, r5, r2
; THUMBV7-NEXT: str.w r5, [r9, #4]
; THUMBV7-NEXT: orr.w r0, r0, r1
; THUMBV7-NEXT: ldr r1, [sp, #24] @ 4-byte Reload
; THUMBV7-NEXT: ldr r2, [sp, #16] @ 4-byte Reload
; THUMBV7-NEXT: and.w r5, r10, r7
; THUMBV7-NEXT: orr.w r0, r0, r12
; THUMBV7-NEXT: mov.w r12, #0
; THUMBV7-NEXT: add r1, r2
; THUMBV7-NEXT: ldr r2, [sp, #12] @ 4-byte Reload
; THUMBV7-NEXT: adcs r2, r6
; THUMBV7-NEXT: ldr r6, [sp, #28] @ 4-byte Reload
; THUMBV7-NEXT: adc r7, r4, #0
; THUMBV7-NEXT: adds r1, r1, r6
; THUMBV7-NEXT: umlal r2, r7, r3, r8
; THUMBV7-NEXT: adc r4, r4, #0
; THUMBV7-NEXT: orrs r0, r4
; THUMBV7-NEXT: orrs r0, r5
; THUMBV7-NEXT: ldrd r5, r4, [sp, #36] @ 8-byte Folded Reload
; THUMBV7-NEXT: adds r5, r5, r4
; THUMBV7-NEXT: ldr r4, [sp, #20] @ 4-byte Reload
; THUMBV7-NEXT: adcs r1, r4
; THUMBV7-NEXT: ldr r4, [sp, #4] @ 4-byte Reload
; THUMBV7-NEXT: cmp r4, #0
; THUMBV7-NEXT: it ne
; THUMBV7-NEXT: movne r4, #1
; THUMBV7-NEXT: cmp r3, #0
; THUMBV7-NEXT: it ne
; THUMBV7-NEXT: movne r3, #1
; THUMBV7-NEXT: cmp.w lr, #0
; THUMBV7-NEXT: it ne
; THUMBV7-NEXT: movne.w lr, #1
; THUMBV7-NEXT: cmp.w r11, #0
; THUMBV7-NEXT: it ne
; THUMBV7-NEXT: movne.w r11, #1
; THUMBV7-NEXT: adds r2, r2, r5
; THUMBV7-NEXT: and.w r3, r3, lr
; THUMBV7-NEXT: str.w r2, [r9, #8]
; THUMBV7-NEXT: adcs r1, r7
; THUMBV7-NEXT: str.w r1, [r9, #12]
; THUMBV7-NEXT: orr.w r1, r3, r11
; THUMBV7-NEXT: ldr r2, [sp, #32] @ 4-byte Reload
; THUMBV7-NEXT: orr.w r1, r1, r4
; THUMBV7-NEXT: orr.w r1, r1, r2
; THUMBV7-NEXT: orr.w r0, r0, r1
; THUMBV7-NEXT: adc r1, r12, #0
; THUMBV7-NEXT: orrs r0, r1
; THUMBV7-NEXT: and r0, r0, #1
; THUMBV7-NEXT: strb.w r0, [r9, #16]
; THUMBV7-NEXT: add sp, #44
; THUMBV7-NEXT: pop.w {r4, r5, r6, r7, r8, r9, r10, r11, pc}
start:
%0 = tail call { i128, i1 } @llvm.umul.with.overflow.i128(i128 %l, i128 %r) #2
%1 = extractvalue { i128, i1 } %0, 0
%2 = extractvalue { i128, i1 } %0, 1
%3 = zext i1 %2 to i8
%4 = insertvalue { i128, i8 } undef, i128 %1, 0
%5 = insertvalue { i128, i8 } %4, i8 %3, 1
ret { i128, i8 } %5
}
; Function Attrs: nounwind readnone speculatable
declare { i128, i1 } @llvm.umul.with.overflow.i128(i128, i128) #1
attributes #0 = { nounwind readnone uwtable }
attributes #1 = { nounwind readnone speculatable }
attributes #2 = { nounwind }