Sign in
llvm
/
llvm-project
/
refs/heads/revert-133052-add-loop-bitconvert-tests
/
.
/
llvm
/
test
/
CodeGen
/
Hexagon
/
vect
/
vect-vsubb.ll
blob: 8c9f0925d1d252cdb323ca37490f2e77aa197d27 [
file
] [
log
] [
blame
]
; RUN: llc -mtriple=hexagon < %s | FileCheck %s
; CHECK: vsubub
define
<
8
x
i8
>
@t_i8x8
(<
8
x
i8
>
%a
,
<
8
x
i8
>
%b
)
nounwind
{
entry
:
%0
=
sub
<
8
x
i8
>
%a
,
%b
ret
<
8
x
i8
>
%0
}