blob: 606ec89509cea0de7bf9fd1116a48c2bdea42dae [file] [log] [blame]
; RUN: opt -S -passes='licm,guard-widening,licm' -verify-memoryssa -debug-pass-manager < %s 2>&1 | FileCheck %s
; Main point of this test is to check the scheduling -- there should be
; no analysis passes needed between LICM and LoopGuardWidening
; CHECK: LICMPass
; CHECK-NEXT: GuardWideningPass
; CHECK-NEXT: LICMPass
declare void @llvm.experimental.guard(i1,...)
define void @iter(i32 %a, i32 %b, i1* %c_p) {
; CHECK-LABEL: @iter
; CHECK: %cond_0 = icmp ult i32 %a, 10
; CHECK: %cond_1 = icmp ult i32 %b, 10
; CHECK: %wide.chk = and i1 %cond_0, %cond_1
; CHECK: call void (i1, ...) @llvm.experimental.guard(i1 %wide.chk) [ "deopt"() ]
; CHECK-LABEL: loop:
entry:
%cond_0 = icmp ult i32 %a, 10
call void (i1, ...) @llvm.experimental.guard(i1 %cond_0) [ "deopt"() ]
br label %loop
loop: ; preds = %loop.preheader, %loop
%cond_1 = icmp ult i32 %b, 10
call void (i1, ...) @llvm.experimental.guard(i1 %cond_1) [ "deopt"() ]
%cnd = load i1, i1* %c_p
br i1 %cnd, label %loop, label %leave.loopexit
leave.loopexit: ; preds = %loop
br label %leave
leave: ; preds = %leave.loopexit, %entry
ret void
}
define void @within_loop(i32 %a, i32 %b, i1* %c_p) {
; CHECK-LABEL: @within_loop
; CHECK: %cond_0 = icmp ult i32 %a, 10
; CHECK: %cond_1 = icmp ult i32 %b, 10
; CHECK: %wide.chk = and i1 %cond_0, %cond_1
; CHECK: call void (i1, ...) @llvm.experimental.guard(i1 %wide.chk) [ "deopt"() ]
; CHECK-LABEL: loop:
entry:
br label %loop
loop: ; preds = %loop.preheader, %loop
%cond_0 = icmp ult i32 %a, 10
call void (i1, ...) @llvm.experimental.guard(i1 %cond_0) [ "deopt"() ]
%cond_1 = icmp ult i32 %b, 10
call void (i1, ...) @llvm.experimental.guard(i1 %cond_1) [ "deopt"() ]
%cnd = load i1, i1* %c_p
br i1 %cnd, label %loop, label %leave.loopexit
leave.loopexit: ; preds = %loop
br label %leave
leave: ; preds = %leave.loopexit, %entry
ret void
}