Sign in
llvm
/
llvm-archive
/
48649d2c83b557841c9e5c978d9ab5af13cb52e5
/
.
/
clang-tests-external
/
gdb
/
7.5
/
sim
/
testsuite
/
sim
/
arm
/
thumb
/
and.cgs
blob: d67adf47533faccc2de81611eab6677830207da5 [
file
] [
log
] [
blame
]
# arm testcase for and $rd,$rs
# mach: unfinished
.
include
"testutils.inc"
start
.
global
alu_and
alu_and
:
and
r0
,
r0
pass