test/CodeGen/SystemZ/int-mul-04.ll

; Test 64-bit addition in which the second operand is variable.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s

; Check MSGR.
define i64 @f1(i64 %a, i64 %b) {
; CHECK: f1:
; CHECK: msgr %r2, %r3
; CHECK: br %r14
  %mul = mul i64 %a, %b
  ret i64 %mul
}

; Check MSG with no displacement.
define i64 @f2(i64 %a, i64 *%src) {
; CHECK: f2:
; CHECK: msg %r2, 0(%r3)
; CHECK: br %r14
  %b = load i64 *%src
  %mul = mul i64 %a, %b
  ret i64 %mul
}

; Check the high end of the aligned MSG range.
define i64 @f3(i64 %a, i64 *%src) {
; CHECK: f3:
; CHECK: msg %r2, 524280(%r3)
; CHECK: br %r14
  %ptr = getelementptr i64 *%src, i64 65535
  %b = load i64 *%ptr
  %mul = mul i64 %a, %b
  ret i64 %mul
}

; Check the next doubleword up, which needs separate address logic.
; Other sequences besides this one would be OK.
define i64 @f4(i64 %a, i64 *%src) {
; CHECK: f4:
; CHECK: agfi %r3, 524288
; CHECK: msg %r2, 0(%r3)
; CHECK: br %r14
  %ptr = getelementptr i64 *%src, i64 65536
  %b = load i64 *%ptr
  %mul = mul i64 %a, %b
  ret i64 %mul
}

; Check the high end of the negative aligned MSG range.
define i64 @f5(i64 %a, i64 *%src) {
; CHECK: f5:
; CHECK: msg %r2, -8(%r3)
; CHECK: br %r14
  %ptr = getelementptr i64 *%src, i64 -1
  %b = load i64 *%ptr
  %mul = mul i64 %a, %b
  ret i64 %mul
}

; Check the low end of the MSG range.
define i64 @f6(i64 %a, i64 *%src) {
; CHECK: f6:
; CHECK: msg %r2, -524288(%r3)
; CHECK: br %r14
  %ptr = getelementptr i64 *%src, i64 -65536
  %b = load i64 *%ptr
  %mul = mul i64 %a, %b
  ret i64 %mul
}

; Check the next doubleword down, which needs separate address logic.
; Other sequences besides this one would be OK.
define i64 @f7(i64 %a, i64 *%src) {
; CHECK: f7:
; CHECK: agfi %r3, -524296
; CHECK: msg %r2, 0(%r3)
; CHECK: br %r14
  %ptr = getelementptr i64 *%src, i64 -65537
  %b = load i64 *%ptr
  %mul = mul i64 %a, %b
  ret i64 %mul
}

; Check that MSG allows an index.
define i64 @f8(i64 %a, i64 %src, i64 %index) {
; CHECK: f8:
; CHECK: msg %r2, 524280({{%r4,%r3|%r3,%r4}})
; CHECK: br %r14
  %add1 = add i64 %src, %index
  %add2 = add i64 %add1, 524280
  %ptr = inttoptr i64 %add2 to i64 *
  %b = load i64 *%ptr
  %mul = mul i64 %a, %b
  ret i64 %mul
}