; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=aarch64-- | FileCheck %s

declare i4 @llvm.sadd.sat.i4(i4, i4)
declare i8 @llvm.sadd.sat.i8(i8, i8)
declare i16 @llvm.sadd.sat.i16(i16, i16)
declare i32 @llvm.sadd.sat.i32(i32, i32)
declare i64 @llvm.sadd.sat.i64(i64, i64)

define i32 @func32(i32 %x, i32 %y, i32 %z) nounwind {
; CHECK-LABEL: func32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    mul w8, w1, w2
; CHECK-NEXT:    adds w10, w0, w8
; CHECK-NEXT:    mov w9, #2147483647
; CHECK-NEXT:    cmp w10, #0 // =0
; CHECK-NEXT:    cinv w9, w9, ge
; CHECK-NEXT:    adds w8, w0, w8
; CHECK-NEXT:    csel w0, w9, w8, vs
; CHECK-NEXT:    ret
  %a = mul i32 %y, %z
  %tmp = call i32 @llvm.sadd.sat.i32(i32 %x, i32 %a)
  ret i32 %tmp
}

define i64 @func64(i64 %x, i64 %y, i64 %z) nounwind {
; CHECK-LABEL: func64:
; CHECK:       // %bb.0:
; CHECK-NEXT:    adds x8, x0, x2
; CHECK-NEXT:    mov x9, #9223372036854775807
; CHECK-NEXT:    cmp x8, #0 // =0
; CHECK-NEXT:    cinv x8, x9, ge
; CHECK-NEXT:    adds x9, x0, x2
; CHECK-NEXT:    csel x0, x8, x9, vs
; CHECK-NEXT:    ret
  %a = mul i64 %y, %z
  %tmp = call i64 @llvm.sadd.sat.i64(i64 %x, i64 %z)
  ret i64 %tmp
}

define i16 @func16(i16 %x, i16 %y, i16 %z) nounwind {
; CHECK-LABEL: func16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    mul w8, w1, w2
; CHECK-NEXT:    lsl w9, w0, #16
; CHECK-NEXT:    adds w11, w9, w8, lsl #16
; CHECK-NEXT:    mov w10, #2147483647
; CHECK-NEXT:    cmp w11, #0 // =0
; CHECK-NEXT:    cinv w10, w10, ge
; CHECK-NEXT:    adds w8, w9, w8, lsl #16
; CHECK-NEXT:    csel w8, w10, w8, vs
; CHECK-NEXT:    asr w0, w8, #16
; CHECK-NEXT:    ret
  %a = mul i16 %y, %z
  %tmp = call i16 @llvm.sadd.sat.i16(i16 %x, i16 %a)
  ret i16 %tmp
}

define i8 @func8(i8 %x, i8 %y, i8 %z) nounwind {
; CHECK-LABEL: func8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    mul w8, w1, w2
; CHECK-NEXT:    lsl w9, w0, #24
; CHECK-NEXT:    adds w11, w9, w8, lsl #24
; CHECK-NEXT:    mov w10, #2147483647
; CHECK-NEXT:    cmp w11, #0 // =0
; CHECK-NEXT:    cinv w10, w10, ge
; CHECK-NEXT:    adds w8, w9, w8, lsl #24
; CHECK-NEXT:    csel w8, w10, w8, vs
; CHECK-NEXT:    asr w0, w8, #24
; CHECK-NEXT:    ret
  %a = mul i8 %y, %z
  %tmp = call i8 @llvm.sadd.sat.i8(i8 %x, i8 %a)
  ret i8 %tmp
}

define i4 @func4(i4 %x, i4 %y, i4 %z) nounwind {
; CHECK-LABEL: func4:
; CHECK:       // %bb.0:
; CHECK-NEXT:    mul w8, w1, w2
; CHECK-NEXT:    lsl w9, w0, #28
; CHECK-NEXT:    adds w11, w9, w8, lsl #28
; CHECK-NEXT:    mov w10, #2147483647
; CHECK-NEXT:    cmp w11, #0 // =0
; CHECK-NEXT:    cinv w10, w10, ge
; CHECK-NEXT:    adds w8, w9, w8, lsl #28
; CHECK-NEXT:    csel w8, w10, w8, vs
; CHECK-NEXT:    asr w0, w8, #28
; CHECK-NEXT:    ret
  %a = mul i4 %y, %z
  %tmp = call i4 @llvm.sadd.sat.i4(i4 %x, i4 %a)
  ret i4 %tmp
}