)]}'
{
  "id": "4c00451dd7aeb16d5dac4d264a3b0568f64083a7",
  "repo": "llvm-project/mlir",
  "revision": "refs/heads/master",
  "path": "test/Dialect/AMDGPU/invalid.mlir"
}