)]}'
{
  "id": "fb28ef0b20e4f7125b888ad9baf518a76eaff549",
  "repo": "llvm-project/llvm",
  "revision": "refs/heads/master",
  "path": "test/CodeGen/AMDGPU/convergent.mir"
}