)]}'
{
  "id": "87fd055207faecc4b9398e12607ee77d83721334",
  "repo": "llvm-project/llvm",
  "revision": "refs/heads/master",
  "path": "test/CodeGen/AMDGPU/GlobalISel/inst-select-shl.mir"
}