)]}'
{
  "id": "860cfa94bea63381eb2b9fd813268313478c0e96",
  "repo": "llvm-project/llvm",
  "revision": "refs/heads/master",
  "path": "test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.rcp.mir"
}
