Sign in
llvm
/
llvm-project
/
llvm
/
b72b4128f221fd5086a1ae46aba7b2fcbf0d6384
/
.
/
test
/
Transforms
/
InstCombine
/
2007-01-18-VectorInfLoop.ll
blob: 09af8513677d5562f7c9a542b2ece97e88f91818 [
file
] [
log
] [
blame
]
; RUN: opt < %s -passes=instcombine -disable-output
define
<
4
x
i32
>
@test
(<
4
x
i32
>
%A
)
{
%B
=
xor
<
4
x
i32
>
%A
,
<
i32
-
1
,
i32
-
1
,
i32
-
1
,
i32
-
1
>
%C
=
and
<
4
x
i32
>
%B
,
<
i32
-
1
,
i32
-
1
,
i32
-
1
,
i32
-
1
>
ret
<
4
x
i32
>
%C
}