Sign in
llvm
/
llvm-project
/
refs/heads/users/cdevadas/make-getNumSubRegsForSpillOp-member-function
/
.
/
mlir
/
test
/
Dialect
/
ArmSME
tree: 31a954e2f5b039f2032e48ea98af5714a1a9f6c6
basic-tile-allocation.mlir
canonicalize.mlir
enable-arm-streaming-invalid.mlir
enable-arm-streaming.mlir
enable-arm-za.mlir
invalid.mlir
outer-product-fusion.mlir
roundtrip.mlir
tile-allocation-copies.mlir
tile-allocation-invalid.mlir
tile-allocation-liveness.mlir
tile-allocation-nested-regions.mlir
tile-allocation-spills-with-mixed-tile-types.mlir
tile-zero-masks.mlir
vector-legalization.mlir