Google Git
Sign in
llvm / llvm-project / refs/heads/users/arsenm/systemz/remove-override-insertSSPDeclarations / . / llvm / test / Transforms / AggressiveInstCombine
tree: 4f54ba22270bbf492912cc02f8342ad346bab9c3 [path history] [tgz]
  1. AArch64/
  2. AMDGPU/
  3. ARM/
  4. X86/
  5. dbgloc-memchr.ll
  6. funnel.ll
  7. inline-strcmp-debugloc.ll
  8. logic-combine.ll
  9. lower-table-based-cttz-basics.ll
  10. lower-table-based-cttz-dereferencing-pointer.ll
  11. lower-table-based-cttz-non-argument-value.ll
  12. lower-table-based-cttz-zero-element.ll
  13. masked-cmp.ll
  14. memchr.ll
  15. negative-lower-table-based-cttz.ll
  16. or-shift-chain.ll
  17. patterned-load.ll
  18. popcount.ll
  19. pr50555.ll
  20. rotate.ll
  21. strncmp-1.ll
  22. strncmp-2.ll
  23. trunc_ashr.ll
  24. trunc_assume.ll
  25. trunc_const_expr.ll
  26. trunc_lshr.ll
  27. trunc_multi_uses.ll
  28. trunc_phi.ll
  29. trunc_select.ll
  30. trunc_select_cmp.ll
  31. trunc_shl.ll
  32. trunc_udivrem.ll
  33. trunc_unreachable_bb.ll
  34. trunc_vector_instrs.ll
  35. vector-or-load.ll