Google Git
Sign in
llvm / llvm-project / refs/heads/revert-133052-add-loop-bitconvert-tests / . / llvm / test / CodeGen / MIR / AMDGPU
tree: 0c3537647f5af9cb809e8d67e3f2386dfe17a044 [path history] [tgz]
  1. custom-pseudo-source-values.ll
  2. dead-flag-on-use-operand-parse-error.mir
  3. empty-custom-regmask.mir
  4. expected-target-index-name.mir
  5. init-whole.wave.ll
  6. intrinsics.mir
  7. invalid-frame-index-invalid-fixed-stack.mir
  8. invalid-frame-index-invalid-stack.mir
  9. invalid-frame-index-no-stack.mir
  10. invalid-frame-index.mir
  11. invalid-frame-index2.mir
  12. invalid-target-index-operand.mir
  13. killed-flag-on-def-parse-error.mir
  14. lit.local.cfg
  15. llc-target-cpu-attr-from-cmdline-ir.mir
  16. llc-target-cpu-attr-from-cmdline.mir
  17. long-branch-reg-all-sgpr-used.ll
  18. machine-function-info-after-pei.ll
  19. machine-function-info-dynlds-align-invalid-case.mir
  20. machine-function-info-long-branch-reg-debug.ll
  21. machine-function-info-long-branch-reg.ll
  22. machine-function-info-no-ir.mir
  23. machine-function-info-register-parse-error1.mir
  24. machine-function-info-register-parse-error2.mir
  25. machine-function-info.ll
  26. machine-metadata-error.mir
  27. machine-metadata.mir
  28. mfi-frame-offset-reg-class.mir
  29. mfi-parse-error-frame-offset-reg.mir
  30. mfi-parse-error-scratch-rsrc-reg.mir
  31. mfi-parse-error-stack-ptr-offset-reg.mir
  32. mfi-scratch-rsrc-reg-reg-class.mir
  33. mfi-stack-ptr-offset-reg-class.mir
  34. mir-canon-multi.mir
  35. mircanon-memoperands.mir
  36. noconvergent-invalid.mir
  37. noconvergent.mir
  38. parse-order-reserved-regs.mir
  39. sgpr-for-exec-copy-invalid-reg.mir
  40. spill-phys-vgprs-invalid.mir
  41. spill-phys-vgprs-not-a-reg.mir
  42. spill-phys-vgprs.mir
  43. stack-id-assert.mir
  44. stack-id.mir
  45. subreg-def-is-not-ssa.mir
  46. syncscopes.mir
  47. target-flags.mir
  48. target-index-operands.mir
  49. target-memoperands.mir
  50. vgpr-for-agpr-copy-invalid-reg.mir
  51. virtreg-uses-unallocatable-class.mir
  52. wwm-reserved-regs-invalid-reg.mir
  53. wwm-reserved-regs-not-a-reg.mir
  54. wwm-reserved-regs.mir