)]}'
{
  "commit": "fcaefc2c19ebe037df7115f02abf23f94c07e8cc",
  "tree": "810c53ffb2d46eb411c6e73929ca44bd7c7baf66",
  "parents": [
    "79cb6f05da37520949c006e26c5cef1826090d9d"
  ],
  "author": {
    "name": "Akshat Oke",
    "email": "Akshat.Oke@amd.com",
    "time": "Tue Apr 08 17:58:48 2025 +0530"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Apr 08 17:58:48 2025 +0530"
  },
  "message": "[AMDGPU][NPM] Port SIPreEmitPeephole to NPM (#130065)\n\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "278f10a6700701a9dca8ae0723059f5fb997adc3",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPU.h",
      "new_id": "03cd45d7de6f2b19014e59432831a17bdb05ebe1",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPU.h"
    },
    {
      "type": "modify",
      "old_id": "bebb69d765654ddce59f9064763f4caaf0172d9b",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPUPassRegistry.def",
      "new_id": "538b1b181f643101128e9cdc42a1e082998193eb",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPUPassRegistry.def"
    },
    {
      "type": "modify",
      "old_id": "f9029d3e496f8acf00ef1e56a031834426fa9925",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp",
      "new_id": "c2bcd536443717032ee35f087959e6cf9f46b145",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp"
    },
    {
      "type": "modify",
      "old_id": "2bb70c138a50c4bdaef31fb373655471f2cf3cb2",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp",
      "new_id": "2c2ceedf8a2f6920018618f1c09fdda2124c40af",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp"
    },
    {
      "type": "modify",
      "old_id": "d89f306c96a36a2473bd44e629aa79ae74e3afb2",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/insert-handle-flat-vmem-ds.mir",
      "new_id": "785f5bed97904477d1394627aedbddb863d2412d",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/insert-handle-flat-vmem-ds.mir"
    },
    {
      "type": "modify",
      "old_id": "20de119471ba39e6f23faec6ce07ede0514b29fa",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/remove-short-exec-branches-special-instructions.mir",
      "new_id": "2c8739a87626eb97ee41cf34737f7408df101aed",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/remove-short-exec-branches-special-instructions.mir"
    },
    {
      "type": "modify",
      "old_id": "796a70cfe8a39ec23b9eac34f05d64e6bb8e43f5",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/set-gpr-idx-peephole.mir",
      "new_id": "002d43f9378378592af78eea302862befc390c49",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/set-gpr-idx-peephole.mir"
    }
  ]
}