)]}'
{
  "commit": "fa57ce980a77a0da222e56ca833ff2bc0a73623c",
  "tree": "d9f165fca6acb7f5878dd319861c2eaf872602c1",
  "parents": [
    "90582ad28466f439f42a8d676699c246d454a0ad"
  ],
  "author": {
    "name": "Stanislav Mekhanoshin",
    "email": "Stanislav.Mekhanoshin@amd.com",
    "time": "Fri Oct 03 00:15:31 2025 -0700"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Fri Oct 03 00:15:31 2025 -0700"
  },
  "message": "[AMDGPU] Define VS_128*. NFCI (#161798)\n\nNeeded for future patch.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "8f1dd6244f20d4ae0d27a457904ab27d07d5d194",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIRegisterInfo.td",
      "new_id": "56305804e816a4f7d5ccf2c7c97b3fa889367e02",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIRegisterInfo.td"
    },
    {
      "type": "modify",
      "old_id": "029aa3957d32bc606c3a8282281a6dacde38f63e",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/coalesce-copy-to-agpr-to-av-registers.mir",
      "new_id": "ce1ea4d2e3cbc16166120e9e55c6941cc67f10fc",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/coalesce-copy-to-agpr-to-av-registers.mir"
    },
    {
      "type": "modify",
      "old_id": "92836d8417ed3073288078f7435f3b0025864406",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/inflate-reg-class-vgpr-mfma-to-av-with-load-source.mir",
      "new_id": "63db24a63a54a976ec44b3461cf79a3965647dbe",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/inflate-reg-class-vgpr-mfma-to-av-with-load-source.mir"
    },
    {
      "type": "modify",
      "old_id": "9cbdc3867e374e1d4fc81ecb3649a96394303645",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/inline-asm.i128.ll",
      "new_id": "5b3e48698c32b61b694e3f61e6bc9144c29be3e9",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/inline-asm.i128.ll"
    },
    {
      "type": "modify",
      "old_id": "6509d8010dd957d868a463bf69cd9bf35f8bc56b",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/partial-regcopy-and-spill-missed-at-regalloc.ll",
      "new_id": "f88b1bfae2c68064580fe7a3865475afc8e224d3",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/partial-regcopy-and-spill-missed-at-regalloc.ll"
    },
    {
      "type": "modify",
      "old_id": "d7b713aa53b861ce98abddcde16ac425812ac3e5",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/rewrite-vgpr-mfma-to-agpr-subreg-insert-extract.mir",
      "new_id": "0b4e6622b9418761578442a274abec69046bd1a6",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/rewrite-vgpr-mfma-to-agpr-subreg-insert-extract.mir"
    },
    {
      "type": "modify",
      "old_id": "57f611b4a033e9f470d93de22b500317e4c56eeb",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/rewrite-vgpr-mfma-to-agpr-subreg-src2-chain.mir",
      "new_id": "4c2ea2f3b814a6db27ca744b8387a5dc91303b1c",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/rewrite-vgpr-mfma-to-agpr-subreg-src2-chain.mir"
    }
  ]
}