Google Git
Sign in
llvm/llvm-project/f270a4dd6667759d7305797a077ae09648318ac7/./llvm/lib/Target/RISCV
tree: 62ea6a75aae6aa40bafe13a33c9e2d8e86b90fb0
  1. AsmParser/
  2. Disassembler/
  3. GISel/
  4. MCA/
  5. MCTargetDesc/
  6. TargetInfo/
  7. CMakeLists.txt
  8. RISCV.h
  9. RISCV.td
  10. RISCVAsmPrinter.cpp
  11. RISCVCallingConv.td
  12. RISCVCodeGenPrepare.cpp
  13. RISCVCombine.td
  14. RISCVDeadRegisterDefinitions.cpp
  15. RISCVExpandAtomicPseudoInsts.cpp
  16. RISCVExpandPseudoInsts.cpp
  17. RISCVFeatures.td
  18. RISCVFrameLowering.cpp
  19. RISCVFrameLowering.h
  20. RISCVGatherScatterLowering.cpp
  21. RISCVGISel.td
  22. RISCVInsertReadWriteCSR.cpp
  23. RISCVInsertVSETVLI.cpp
  24. RISCVInsertWriteVXRM.cpp
  25. RISCVInstrFormats.td
  26. RISCVInstrFormatsC.td
  27. RISCVInstrFormatsV.td
  28. RISCVInstrGISel.td
  29. RISCVInstrInfo.cpp
  30. RISCVInstrInfo.h
  31. RISCVInstrInfo.td
  32. RISCVInstrInfoA.td
  33. RISCVInstrInfoC.td
  34. RISCVInstrInfoD.td
  35. RISCVInstrInfoF.td
  36. RISCVInstrInfoM.td
  37. RISCVInstrInfoSFB.td
  38. RISCVInstrInfoV.td
  39. RISCVInstrInfoVPseudos.td
  40. RISCVInstrInfoVSDPatterns.td
  41. RISCVInstrInfoVVLPatterns.td
  42. RISCVInstrInfoXCV.td
  43. RISCVInstrInfoXSf.td
  44. RISCVInstrInfoXTHead.td
  45. RISCVInstrInfoXVentana.td
  46. RISCVInstrInfoXwch.td
  47. RISCVInstrInfoZa.td
  48. RISCVInstrInfoZalasr.td
  49. RISCVInstrInfoZb.td
  50. RISCVInstrInfoZc.td
  51. RISCVInstrInfoZcmop.td
  52. RISCVInstrInfoZfa.td
  53. RISCVInstrInfoZfbfmin.td
  54. RISCVInstrInfoZfh.td
  55. RISCVInstrInfoZicbo.td
  56. RISCVInstrInfoZicfiss.td
  57. RISCVInstrInfoZicond.td
  58. RISCVInstrInfoZimop.td
  59. RISCVInstrInfoZk.td
  60. RISCVInstrInfoZvfbf.td
  61. RISCVInstrInfoZvk.td
  62. RISCVISelDAGToDAG.cpp
  63. RISCVISelDAGToDAG.h
  64. RISCVISelLowering.cpp
  65. RISCVISelLowering.h
  66. RISCVMachineFunctionInfo.cpp
  67. RISCVMachineFunctionInfo.h
  68. RISCVMacroFusion.td
  69. RISCVMakeCompressible.cpp
  70. RISCVMergeBaseOffset.cpp
  71. RISCVMoveMerger.cpp
  72. RISCVOptWInstrs.cpp
  73. RISCVPostRAExpandPseudoInsts.cpp
  74. RISCVProcessors.td
  75. RISCVProfiles.td
  76. RISCVPushPopOptimizer.cpp
  77. RISCVRedundantCopyElimination.cpp
  78. RISCVRegisterInfo.cpp
  79. RISCVRegisterInfo.h
  80. RISCVRegisterInfo.td
  81. RISCVSchedRocket.td
  82. RISCVSchedSiFive7.td
  83. RISCVSchedSiFiveP400.td
  84. RISCVSchedSiFiveP600.td
  85. RISCVSchedSyntacoreSCR1.td
  86. RISCVSchedSyntacoreSCR3.td
  87. RISCVSchedule.td
  88. RISCVScheduleV.td
  89. RISCVScheduleXSf.td
  90. RISCVScheduleZb.td
  91. RISCVScheduleZvk.td
  92. RISCVSchedXiangShanNanHu.td
  93. RISCVSubtarget.cpp
  94. RISCVSubtarget.h
  95. RISCVSystemOperands.td
  96. RISCVTargetMachine.cpp
  97. RISCVTargetMachine.h
  98. RISCVTargetObjectFile.cpp
  99. RISCVTargetObjectFile.h
  100. RISCVTargetTransformInfo.cpp
  101. RISCVTargetTransformInfo.h
  102. RISCVVectorPeephole.cpp