)]}'
{
  "commit": "f0897ea4bb2c8cbebdf9d90dc4a0c1effdfe20e9",
  "tree": "a4851e27680a915d76ebea9308841bbe40858e7e",
  "parents": [
    "46beeaa3940ef8380ee99b9f666cd27b884f63e4"
  ],
  "author": {
    "name": "Pierre van Houtryve",
    "email": "pierre.vanhoutryve@amd.com",
    "time": "Thu Jun 20 10:59:00 2024 +0200"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Thu Jun 20 10:59:00 2024 +0200"
  },
  "message": "[MachineLICM] Work-around Incomplete RegUnits (#95926)\n\nReverts the behavior introduced by 770393b while keeping the refactored\r\ncode.\r\n\r\nFixes a miscompile on AArch64, at the cost of a small regression on\r\nAMDGPU.\r\n#96146 opened to investigate the issue",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "d81fe54fe844cdae04c58e5cb6d20a6c118b9e87",
      "old_mode": 33188,
      "old_path": "llvm/lib/CodeGen/MachineLICM.cpp",
      "new_id": "287bd00aeba826c446c57918a8c57b9c21870368",
      "new_mode": 33188,
      "new_path": "llvm/lib/CodeGen/MachineLICM.cpp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f6a0abfdc410bd0ca157af1612bb3ceef497684f",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AArch64/mlicm-csr-mask.mir"
    },
    {
      "type": "modify",
      "old_id": "7799b9509ceb03d549774bb42759c6a768d0e470",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/indirect-call.ll",
      "new_id": "da8aa5446983558c757bba9fb53a94a4a3d4d2df",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/indirect-call.ll"
    }
  ]
}