)]}'
{
  "commit": "ef9a02ce028782684f9a43dcda756804635ba86a",
  "tree": "f788dda56b2e080bd01f875770b4d30a1e43cce4",
  "parents": [
    "a25daa33f01b193472b1f74dc3ab49fcf5757329"
  ],
  "author": {
    "name": "Sergei Barannikov",
    "email": "barannikov88@gmail.com",
    "time": "Thu Nov 13 13:26:58 2025 +0300"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Thu Nov 13 10:26:58 2025 +0000"
  },
  "message": "[CodeGen] Use VirtRegOrUnit where appropriate (NFCI) (#167730)\n\nUse it in `printVRegOrUnit()`, `getPressureSets()`/`PSetIterator`,\nand in functions/classes dealing with register pressure.\n\nStatic type checking revealed several bugs, mainly in MachinePipeliner.\nI\u0027m not very familiar with this pass, so I left a bunch of FIXMEs.\n\nThere is one bug in `findUseBetween()` in RegisterPressure.cpp, also\nannotated with a FIXME.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "6982dae4718d1604e2b4e382cb9d56ab96b7e031",
      "old_mode": 33188,
      "old_path": "llvm/include/llvm/CodeGen/MachineRegisterInfo.h",
      "new_id": "737b74ef3f76112dacaed9a07794f51da1094b78",
      "new_mode": 33188,
      "new_path": "llvm/include/llvm/CodeGen/MachineRegisterInfo.h"
    },
    {
      "type": "modify",
      "old_id": "790db8a11e39066e9d153973285e534aac73cc74",
      "old_mode": 33188,
      "old_path": "llvm/include/llvm/CodeGen/Register.h",
      "new_id": "5e1e12942a019f2bd149dd122ceba3d5b78d07d2",
      "new_mode": 33188,
      "new_path": "llvm/include/llvm/CodeGen/Register.h"
    },
    {
      "type": "modify",
      "old_id": "261e5b0d732819919f2e54e69e8abbcc86edf2ba",
      "old_mode": 33188,
      "old_path": "llvm/include/llvm/CodeGen/RegisterPressure.h",
      "new_id": "20a7e4fa2e9de59abb6b0e3d6283f6f11514b572",
      "new_mode": 33188,
      "new_path": "llvm/include/llvm/CodeGen/RegisterPressure.h"
    },
    {
      "type": "modify",
      "old_id": "dabf0dc5ec1730839d6cbc3bb35732c486ceae5a",
      "old_mode": 33188,
      "old_path": "llvm/include/llvm/CodeGen/TargetRegisterInfo.h",
      "new_id": "35b14e8b8fd3082a0586c056b4a145676da00e8f",
      "new_mode": 33188,
      "new_path": "llvm/include/llvm/CodeGen/TargetRegisterInfo.h"
    },
    {
      "type": "modify",
      "old_id": "a717d9e4a618d0a0dff902012bf14e370e1d5832",
      "old_mode": 33188,
      "old_path": "llvm/lib/CodeGen/MachinePipeliner.cpp",
      "new_id": "e2f7dfc5cadd5f5aa4ee15b7b382131d8e5e5de3",
      "new_mode": 33188,
      "new_path": "llvm/lib/CodeGen/MachinePipeliner.cpp"
    },
    {
      "type": "modify",
      "old_id": "73993705c4a7b823bee0b69f302ac13d112518b0",
      "old_mode": 33188,
      "old_path": "llvm/lib/CodeGen/MachineScheduler.cpp",
      "new_id": "de29a9fab876e6f00f0e80d5f5a95f02b8bc095e",
      "new_mode": 33188,
      "new_path": "llvm/lib/CodeGen/MachineScheduler.cpp"
    },
    {
      "type": "modify",
      "old_id": "7d4674b3f74f0a3153d4739aec05f9ff36cac5bf",
      "old_mode": 33188,
      "old_path": "llvm/lib/CodeGen/RegisterPressure.cpp",
      "new_id": "cd431bc7a171ca9216ced31528f481d6513a4303",
      "new_mode": 33188,
      "new_path": "llvm/lib/CodeGen/RegisterPressure.cpp"
    },
    {
      "type": "modify",
      "old_id": "a5c81afc57a80e651191a9db59c51b721bf2a259",
      "old_mode": 33188,
      "old_path": "llvm/lib/CodeGen/TargetRegisterInfo.cpp",
      "new_id": "975895809b9ded761552d2526bbf7fb242821848",
      "new_mode": 33188,
      "new_path": "llvm/lib/CodeGen/TargetRegisterInfo.cpp"
    },
    {
      "type": "modify",
      "old_id": "4e11c4ff3d56ec1be0c1d4f44ce5b24496d854cc",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/GCNRegPressure.cpp",
      "new_id": "0c5e3d08378006ffe121ddcd9db4e07bc4fbea14",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/GCNRegPressure.cpp"
    },
    {
      "type": "modify",
      "old_id": "fd28abeb887c2115f27ea793a2e17d31b4753243",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp",
      "new_id": "2f3ad39c75fccf83e06ce7e1d7916c480bd545b1",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp"
    },
    {
      "type": "modify",
      "old_id": "b219cbd5672f0456facb3ebcd8b361dfe2c118c0",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIMachineScheduler.h",
      "new_id": "1245774400af11ee91a039c3e2064d344b21b7a8",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIMachineScheduler.h"
    },
    {
      "type": "modify",
      "old_id": "6611e1e6507e185a08096a3efe731642139fc4e4",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp",
      "new_id": "10762edc1626491d90178c0eae5f13277d39480c",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp"
    },
    {
      "type": "modify",
      "old_id": "6077c184632401564cc7512942fa21414fb54a31",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp",
      "new_id": "02887ce93c525d403a63cbeb76d3ac189a8b3c5a",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp"
    }
  ]
}