)]}'
{
  "commit": "ed155ff9f25c0f0c9fcdfaae42db8423dc24a208",
  "tree": "81ae5f2443d3ab4bc567c221b2fa98132b4f547f",
  "parents": [
    "c7165587e49605452f96249412f123b47b78bb81"
  ],
  "author": {
    "name": "Matt Arsenault",
    "email": "Matthew.Arsenault@amd.com",
    "time": "Mon Jun 23 13:09:09 2025 +0900"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Mon Jun 23 13:09:09 2025 +0900"
  },
  "message": "AMDGPU: Avoid report_fatal_error on ds ordered intrinsics (#145202)\n\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "672520390c8bfe3cb0a40eedb5df6655fbd15141",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp",
      "new_id": "b632b16f5c198dfb8452ef526c11a4c2e0f97eb4",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp"
    },
    {
      "type": "modify",
      "old_id": "6f37e2dd3aa7ed772d723a542ae89cd53fbc19bb",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp",
      "new_id": "931a6363e74e8ac29a16874f2ee8f5a9c81df700",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "36b13e3b16cc6770f51ab3288acfd9e35ce0652c",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.ordered.add-errors.ll"
    }
  ]
}