)]}'
{
  "commit": "dcab4cb49bfb0aa17df3d3fabe582696100e0d35",
  "tree": "7e4f910f7958b7578b366908dbe215489ffeb3d4",
  "parents": [
    "dbf45253511616ee90bc39da8746caea4a9d3f10"
  ],
  "author": {
    "name": "Aaditya",
    "email": "115080342+easyonaadit@users.noreply.github.com",
    "time": "Thu Nov 20 14:21:54 2025 +0530"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Thu Nov 20 14:21:54 2025 +0530"
  },
  "message": "[AMDGPU] Add wave reduce intrinsics for float types - 2 (#161815)\n\nSupported Ops: `fadd`, `fsub`",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "539036b283498f71afe2ad4e8f06af13955fb862",
      "old_mode": 33188,
      "old_path": "llvm/include/llvm/IR/IntrinsicsAMDGPU.td",
      "new_id": "c2057ac3a14e6a3c5fa3f2335633e82ff0578f15",
      "new_mode": 33188,
      "new_path": "llvm/include/llvm/IR/IntrinsicsAMDGPU.td"
    },
    {
      "type": "modify",
      "old_id": "c6131d6b3b050a4522421ab030e2f53c88adfb82",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp",
      "new_id": "a88e4b2a2a31d5f167fb7ad541c74297d7c5db8e",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp"
    },
    {
      "type": "modify",
      "old_id": "875278a3b4f97be981e4451546c0d429f73d75b9",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp",
      "new_id": "fab0e3d84e7e7dd122edea4d8335267c6f6d02fe",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp"
    },
    {
      "type": "modify",
      "old_id": "1282ece9dc875f259adcc475692695f28e93b9eb",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIInstructions.td",
      "new_id": "3fe37e8217f35da999e91d01c6522c1a614eab47",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIInstructions.td"
    },
    {
      "type": "modify",
      "old_id": "a7ebf458d2591992cb51de2f78f1d0b223bb0eb6",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.add.ll",
      "new_id": "2cb1811ff4f09a969806c3c7f640335907a21100",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.add.ll"
    },
    {
      "type": "modify",
      "old_id": "fab269ea8cfb9d801d8a7dcc8a3062c848a27651",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.sub.ll",
      "new_id": "50ec375d046263a089b1e2c65ae1588b53343f85",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.sub.ll"
    }
  ]
}