Google Git
Sign in
llvm/llvm-project/d50e5f5778f0fba272ab3b2a4f7a8103631bcde4/./llvm/test/Transforms/SLPVectorizer
tree: 38a64ef871942ff4c6a7de9991f3ab5a552aec64
  1. AArch64/
  2. AMDGPU/
  3. ARM/
  4. NVPTX/
  5. PowerPC/
  6. RISCV/
  7. SystemZ/
  8. VE/
  9. WebAssembly/
  10. X86/
  11. XCore/
  12. alt-cmp-vectorize.ll
  13. const-bool-logical-or-reduction.ll
  14. int_sideeffect.ll
  15. is_fpclass.ll
  16. phi-not-ordered.ll
  17. reschedule.ll
  18. slp-hr-with-reuse.ll
  19. slp-max-phi-size.ll
  20. slp-max-reg-size.ll
  21. slp-non-pow-2-insertelement.ll
  22. slp-umax-rdx-matcher-crash.ll
  23. slp-variable-insertelement.ll
  24. vectorizable-functions-inseltpoison.ll
  25. vectorizable-functions.ll