)]}'
{
  "commit": "d08c2977e86fc7220b3b9c5cb83616705c10046e",
  "tree": "39c79aad01e1eeec7b61806d754675ce26b6ded0",
  "parents": [
    "dbaa82b384a7c7a57a3d9a93c2c968af422e6aa9"
  ],
  "author": {
    "name": "Stanislav Mekhanoshin",
    "email": "Stanislav.Mekhanoshin@amd.com",
    "time": "Tue Aug 05 14:35:48 2025 -0700"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Aug 05 14:35:48 2025 -0700"
  },
  "message": "[AMDGPU] Add MC support for new gfx1250 src_flat_scratch_base_lo/hi (#152203)\n\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "18f3c4761748addcbac24c447b45b67734ef7b5f",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPU.td",
      "new_id": "d84f512f4976ddf774364a3ec77f927da50dfdda",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPU.td"
    },
    {
      "type": "modify",
      "old_id": "d33765db9cc7d71c2b75680c9e203a7d9258a919",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp",
      "new_id": "ff8efd2debc212468a15d4523df48b13432bc9e0",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp"
    },
    {
      "type": "modify",
      "old_id": "fef0d7eb45a8cbc80f238e1268459fde8eeac826",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp",
      "new_id": "fb7d634e62272811998b17e4471e2a8495e731fb",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp"
    },
    {
      "type": "modify",
      "old_id": "c84ba1a0a9d47cc6e61b9f87a1296d0400a69e55",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/GCNSubtarget.h",
      "new_id": "5530886831cae32bb523a6c3b95abd2474ddcf8e",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/GCNSubtarget.h"
    },
    {
      "type": "modify",
      "old_id": "f3acc5c2ea15906eb05864a3a00d517382e7c18a",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp",
      "new_id": "ae0f304ea30416c7e65448f7a99eb1c72697ea00",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp"
    },
    {
      "type": "modify",
      "old_id": "08d07c927e4c470dd0b8fe459f077889894ce283",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIRegisterInfo.td",
      "new_id": "ed6b9735805024ef2a8d2b404ffe43264b1fe3b5",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIRegisterInfo.td"
    },
    {
      "type": "modify",
      "old_id": "65fa0884b11c9d158c19e0703804b727bb744f4f",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp",
      "new_id": "00dcb9b52d4bdb4b08b93189ab606f90d1be49b2",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8b7465b5df574008d849c5ed144fe1212b6f1fd6",
      "new_mode": 33188,
      "new_path": "llvm/test/MC/AMDGPU/gfx1250_asm_operands.s"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a3e7e570ab9b67deaa05541341a6fb300b93dd44",
      "new_mode": 33188,
      "new_path": "llvm/test/MC/Disassembler/AMDGPU/gfx1250_dasm_operands.txt"
    }
  ]
}