)]}'
{
  "commit": "cce03d2b229a03a07b2fa1fbb16935c2578d5178",
  "tree": "8b7995702e46c7af0ed975416c9f529b2af132b4",
  "parents": [
    "68e8dd698dc6ac96f26d9144bd3117f2bc6bca49"
  ],
  "author": {
    "name": "Sang Ik Lee",
    "email": "sang.ik.lee@intel.com",
    "time": "Fri May 15 07:56:25 2026 -0700"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Fri May 15 07:56:25 2026 -0700"
  },
  "message": "[MLIR][XeGPU][XeVM] XeGPU to XeVM: Add lowering for xegpu.dpas_mx (#196981)\n\nAnd add XeGPU dpas_mx lane level integration tests.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "7e58b19b256609c27b8c8526b5556a484db4f7df",
      "old_mode": 33188,
      "old_path": "mlir/lib/Conversion/XeGPUToXeVM/XeGPUToXeVM.cpp",
      "new_id": "cf19d1f014c7ba977519945f3672b81f8b7a469f",
      "new_mode": 33188,
      "new_path": "mlir/lib/Conversion/XeGPUToXeVM/XeGPUToXeVM.cpp"
    },
    {
      "type": "modify",
      "old_id": "b4cd0571b5a50514c68e716e41ea55ce9b1c170a",
      "old_mode": 33188,
      "old_path": "mlir/lib/Conversion/XeVMToLLVM/XeVMToLLVM.cpp",
      "new_id": "cd638cb610b0f0c7a38d0af6227e2639b4386e89",
      "new_mode": 33188,
      "new_path": "mlir/lib/Conversion/XeVMToLLVM/XeVMToLLVM.cpp"
    },
    {
      "type": "modify",
      "old_id": "bab2dbc9505dc7f612ca911ea9d8bbf6b70af7e4",
      "old_mode": 33188,
      "old_path": "mlir/lib/Dialect/XeGPU/IR/XeGPUOps.cpp",
      "new_id": "69db066982de977bf0d28995705ac8aea4f9ac2d",
      "new_mode": 33188,
      "new_path": "mlir/lib/Dialect/XeGPU/IR/XeGPUOps.cpp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1c40c300f59375d803b96243b46dd11d311c151f",
      "new_mode": 33188,
      "new_path": "mlir/test/Conversion/XeGPUToXeVM/dpas_mx.mlir"
    },
    {
      "type": "modify",
      "old_id": "c7981a897b8fe47277dd91fbc70fffbe5c5704f9",
      "old_mode": 33188,
      "old_path": "mlir/test/Conversion/XeVMToLLVM/xevm-to-llvm.mlir",
      "new_id": "37064b1a9be9c41a6e33a07f75cfd3cfeb775bd0",
      "new_mode": 33188,
      "new_path": "mlir/test/Conversion/XeVMToLLVM/xevm-to-llvm.mlir"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c944f588005fa3d8535afabee57e3570d7650c44",
      "new_mode": 33188,
      "new_path": "mlir/test/Integration/Dialect/XeGPU/LANE/xegpu_dpas_mx_prepacked_bf8.mlir"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dd906cb41537a3feac07abe1ee806bec3833ee9c",
      "new_mode": 33188,
      "new_path": "mlir/test/Integration/Dialect/XeGPU/LANE/xegpu_dpas_mx_prepacked_e2m1.mlir"
    }
  ]
}