)]}'
{
  "commit": "bd831372b2ac789959a4aa7835248fb015ab2de2",
  "tree": "7bf5df1c6805853270f33a3c0af8a1fcde46fa4f",
  "parents": [
    "5458ea5122ed972c0a36e16a0364c8bfa0fb592a"
  ],
  "author": {
    "name": "YunQiang Su",
    "email": "yunqiang@isrc.iscas.ac.cn",
    "time": "Wed Jun 04 08:20:48 2025 +0800"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Wed Jun 04 08:20:48 2025 +0800"
  },
  "message": "expandFMINIMUMNUM_FMAXIMUMNUM: Quiet is not needed for NaN vs NaN (#139237)\n\nNew LangRef doesn\u0027t requires quieting for NaN vs NaN, aka the result may\nbe sNaN for sNaN vs NaN.\nSee: https://github.com/llvm/llvm-project/pull/139228",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "13315fed7ed2aeeea573b1485a6854f8e725d782",
      "old_mode": 33188,
      "old_path": "llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp",
      "new_id": "c8fe8971e593c6b686184e168cdf76cb8a0b8e44",
      "new_mode": 33188,
      "new_path": "llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp"
    },
    {
      "type": "modify",
      "old_id": "46eb30080c3794facff57116864d730d585157b7",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/fmax3-maximumnum.ll",
      "new_id": "8c75b5c7c027e4d5f9130306ad6f5a3f6fd8febb",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/fmax3-maximumnum.ll"
    },
    {
      "type": "modify",
      "old_id": "aebbbe2c176dec449931a682078dc8f56204a11b",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/fmin3-minimumnum.ll",
      "new_id": "fd7c7006b36127c41102738819a4617852458889",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/fmin3-minimumnum.ll"
    },
    {
      "type": "modify",
      "old_id": "dbc3a07cf8793c69d28f4711b0bc7edba7b579d3",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/maximumnum.bf16.ll",
      "new_id": "7d9b46a10c8f159368d57085737edd276ae72617",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/maximumnum.bf16.ll"
    },
    {
      "type": "modify",
      "old_id": "b78a655c4f2e4fd24e4264ddc3bdb63fa27d13e8",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/minimumnum.bf16.ll",
      "new_id": "b97239081ac772693e1d31e58c8b2cb9a170c82c",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/minimumnum.bf16.ll"
    },
    {
      "type": "modify",
      "old_id": "3f8ff789d593deb27d83d39f7531bee275554d14",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/Mips/fp-maximumnum-minimumnum.ll",
      "new_id": "7aaf00f87113692b26059adc6550fe64f6281d28",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/Mips/fp-maximumnum-minimumnum.ll"
    },
    {
      "type": "modify",
      "old_id": "5945bae94f4521d84ea1d8e9f84eb68b6d8d25a9",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/X86/fminimumnum-fmaximumnum.ll",
      "new_id": "33bc93d0fe4dbfea61163bc6dbadbacfc9d26ac7",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/X86/fminimumnum-fmaximumnum.ll"
    }
  ]
}