)]}'
{
  "commit": "b3a8c1ef3a2e7e9d37f6fc890b212891fbcac2f1",
  "tree": "8f86a10eae36f51fb7dcac172351156af741b8d6",
  "parents": [
    "e129c3c0117ee8829d9979140a01957b3ec873eb"
  ],
  "author": {
    "name": "Vigneshwar Jayakumar",
    "email": "vigneshwar.jayakumar@amd.com",
    "time": "Tue Jun 03 19:27:57 2025 -0500"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Jun 03 19:27:57 2025 -0500"
  },
  "message": "[AMDGPU] Bugfix for scaled MFMA parsing FP literals (#142493)\n\nbugfix on parsing FP literals for scale values in the scaled MFMA.\n\nDue to the change in order of operands between MCinst and parsed\noperands, the FP literal imms for scale values were not parsed\ncorrectly.\n\n---------\n\nCo-authored-by: Matt Arsenault \u003carsenm2@gmail.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "95932c493232722638ba304697dc1922035f5e89",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp",
      "new_id": "8b7dbadaafa9b091ac6b5adf6e2081619bbe41c2",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp"
    },
    {
      "type": "modify",
      "old_id": "e027dda957a6d12fe54dbf2adf40c8bef5b961cc",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.scale.f32.16x16x128.f8f6f4.ll",
      "new_id": "04ee0bbd17673caf332aa1338cbd668ed4d7104f",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.scale.f32.16x16x128.f8f6f4.ll"
    },
    {
      "type": "modify",
      "old_id": "5574313f22a4780bd73fb1e6b314a194bc169e68",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.scale.f32.32x32x64.f8f6f4.ll",
      "new_id": "91197f915b6590ed11e382cedb8eacb8d56236ad",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.scale.f32.32x32x64.f8f6f4.ll"
    },
    {
      "type": "modify",
      "old_id": "cf8ca70c07a3f435fdc94c9233ebc8a7ab5f432a",
      "old_mode": 33188,
      "old_path": "llvm/test/MC/AMDGPU/mai-gfx950.s",
      "new_id": "2d3a56703674a7455d0e16a83a91a84fdc3f2b71",
      "new_mode": 33188,
      "new_path": "llvm/test/MC/AMDGPU/mai-gfx950.s"
    },
    {
      "type": "modify",
      "old_id": "accd1cc8db03d9c9b844db798c08e854d4c250ae",
      "old_mode": 33188,
      "old_path": "llvm/test/MC/Disassembler/AMDGPU/gfx950_mai.txt",
      "new_id": "77b87ac63f33514e3714c4deca4566be12461232",
      "new_mode": 33188,
      "new_path": "llvm/test/MC/Disassembler/AMDGPU/gfx950_mai.txt"
    }
  ]
}