)]}'
{
  "commit": "aa9f8596b01fef013ab62c20e61fc96d165f60f7",
  "tree": "5978fbec3e2d39d07552cbc12a1bac5b735cef25",
  "parents": [
    "291fa641ec084ce32468d8a2a9205157d88b022d"
  ],
  "author": {
    "name": "Pierre van Houtryve",
    "email": "pierre.vanhoutryve@amd.com",
    "time": "Thu May 15 09:54:21 2025 +0200"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Thu May 15 09:54:21 2025 +0200"
  },
  "message": "[AMDGPU] Add flag to prevent reruns of LowerModuleLDS (#129520)\n\nFullLTO has to run this early before module splitting occurs otherwise\nmodule splitting won\u0027t work as expected. There was a targeted fix for\nfortran on another branch that disables the LTO run but that\u0027d break\nfull LTO module splitting entirely.\n\nTest changes are due to metadata indexes shifting.\n\nSee #122891",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "34ba53cbe0f9e894d8afb0492dd16d65f0555ca8",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPULowerModuleLDSPass.cpp",
      "new_id": "f79069bd6d78bb5872350ea27fa47786db7be253",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPULowerModuleLDSPass.cpp"
    },
    {
      "type": "modify",
      "old_id": "aae999ec0a99a5db31b97c4e97d64e99d85a8e69",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/dropped_debug_info_assert.ll",
      "new_id": "75913d5219af2173302500127290cafdade7ffd4",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/dropped_debug_info_assert.ll"
    },
    {
      "type": "modify",
      "old_id": "96c9f40e317eab6b54e72fb45b748c1763d08f96",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-inline-asm.ll",
      "new_id": "3da3355e51cf9c129651badc4322ae92a3274629",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-inline-asm.ll"
    },
    {
      "type": "modify",
      "old_id": "101bb6c0ed1235d992e7359469a43456a87c57a7",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-metadata.ll",
      "new_id": "296eeaed0a2874a302d39f42d1bdb9881e8b18be",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-metadata.ll"
    },
    {
      "type": "modify",
      "old_id": "b6b4301dadc7a531d53cc3f61e025c49f124d341",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/load-legalize-range-metadata.ll",
      "new_id": "f1800dc6afcb9d25a8248f9b9536842010d038ce",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/load-legalize-range-metadata.ll"
    },
    {
      "type": "modify",
      "old_id": "44b12a9f6fe815fa4447194fe161f31e5d3f1973",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/mmra.ll",
      "new_id": "80243d658ae00af19814ff60e8623befc10b6a2b",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/mmra.ll"
    },
    {
      "type": "modify",
      "old_id": "92d0a05f35732a5163366656050270743eab37b3",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/lower-kernel-and-module-lds.ll",
      "new_id": "b2ebf2e33e29f1d40b74134fceaeaaa6a04c52c6",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/lower-kernel-and-module-lds.ll"
    },
    {
      "type": "modify",
      "old_id": "70142fa4b5b2955acec196a144c75ad32a2e8579",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/lower-kernel-lds.ll",
      "new_id": "37ae05bfab86fa717f75fec643452bb71f6afdc8",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/lower-kernel-lds.ll"
    },
    {
      "type": "modify",
      "old_id": "4ab05c2923fdb6db0ff49a06c231b50ecf165d92",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/lower-lds-struct-aa-memcpy.ll",
      "new_id": "dbab9e520f9896bddbe2329b01d4b67a35e58e44",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/lower-lds-struct-aa-memcpy.ll"
    },
    {
      "type": "modify",
      "old_id": "154c798a44f933e98b45b1316fb60c062c151575",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/lower-lds-struct-aa-merge.ll",
      "new_id": "7437ce347d1a591a5d285771253fa8a06b235c1b",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/lower-lds-struct-aa-merge.ll"
    },
    {
      "type": "modify",
      "old_id": "24c1bfb8d50f012268bbb342b9a6ba1d75867b62",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/lower-lds-struct-aa.ll",
      "new_id": "927ef687bc8d9bc1dc8422f8de185b8eda3f8368",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/lower-lds-struct-aa.ll"
    },
    {
      "type": "modify",
      "old_id": "4fcad258d4a74b767a69d8113f4ac396aac9b8e7",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/lower-module-lds-all-indirect-accesses.ll",
      "new_id": "9edaa72fa55bb3f07265b655fc444a18d7f61b09",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/lower-module-lds-all-indirect-accesses.ll"
    },
    {
      "type": "modify",
      "old_id": "a553375cb51e09318120e53bfb18e9c9779ab726",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/lower-module-lds-indirect-extern-uses-max-reachable-alignment.ll",
      "new_id": "a98e170a68b8a676912ac95b4aea06d4a21e9dfd",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/lower-module-lds-indirect-extern-uses-max-reachable-alignment.ll"
    },
    {
      "type": "modify",
      "old_id": "2a7553ae5d92b9ff44808f74bb765dece8f69207",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/lower-module-lds-via-hybrid.ll",
      "new_id": "4aa92ce85adef40ebf8b2ebcaee0c5f44cbc8161",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/lower-module-lds-via-hybrid.ll"
    },
    {
      "type": "modify",
      "old_id": "444997858bf7a442442f7362de4b3738ddeb4446",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/mmra.ll",
      "new_id": "3e88b931251011242cbfb9324e61bd9c702364b1",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/mmra.ll"
    }
  ]
}