commit a983c3b209bf6602c0687251647535c7fa43a17a
author Jay Foad <jay.foad@amd.com> Fri Mar 28 15:54:53 2025 +0000
committer GitHub <noreply@github.com> Fri Mar 28 15:54:53 2025 +0000
tree be5bd96e0caf1327245f704104649d1c51836c8a
parent 71a977d0d611f3e9f6137a6b8a26b730b2886ce9

[TableGen] Make more use of CodeGenRegisterClass::EnumValue. NFC. (#132749)

llvm/utils/TableGen/Common/CodeGenRegisters.cpp

diff --git a/llvm/utils/TableGen/Common/CodeGenRegisters.cpp b/llvm/utils/TableGen/Common/CodeGenRegisters.cpp
index 9c26814..7105ced 100644
--- a/llvm/utils/TableGen/Common/CodeGenRegisters.cpp
+++ b/llvm/utils/TableGen/Common/CodeGenRegisters.cpp
@@ -2106,9 +2106,7 @@
 
   // For each register class, list the UnitSets that are supersets.
   RegClassUnitSets.resize(RegClasses.size());
-  int RCIdx = -1;
   for (auto &RC : RegClasses) {
-    ++RCIdx;
     if (!RC.Allocatable)
       continue;
 
@@ -2130,12 +2128,13 @@
          ++USIdx) {
       if (isRegUnitSubSet(RCRegUnits, RegUnitSets[USIdx].Units)) {
         LLVM_DEBUG(dbgs() << " " << USIdx);
-        RegClassUnitSets[RCIdx].push_back(USIdx);
+        RegClassUnitSets[RC.EnumValue].push_back(USIdx);
       }
     }
     LLVM_DEBUG(dbgs() << "\n");
-    assert((!RegClassUnitSets[RCIdx].empty() || !RC.GeneratePressureSet) &&
-           "missing unit set for regclass");
+    assert(
+        (!RegClassUnitSets[RC.EnumValue].empty() || !RC.GeneratePressureSet) &&
+        "missing unit set for regclass");
   }
 
   // For each register unit, ensure that we have the list of UnitSets that