tree fd261aec93fd4975bf3d7b0d75282eca624f97f5
parent 649762cb04c35e14f61c1226d05a9aee73d3501d
author Gaëtan Bossu <gaetan.bossu@arm.com> 1755264624 +0100
committer GitHub <noreply@github.com> 1755264624 +0100
gpgsig -----BEGIN PGP SIGNATURE-----
 
 wsFcBAABCAAQBQJonzZwCRC1aQ7uu5UhlAAAiXIQAF4OjbRKUg4C7ugWijvjvZLU
 Vecv7EGC0MsdDIkQiSJJvAnP0y6FSIpB88jHh1FCTSgqFOGJVfVdqX0ieyfonM/O
 4xXA0hpKv6+9nMMsNh9V5hd1QiYXSUrSEQD0DCLQqLJJgMEnysWIBUxxvbXUty1b
 5mUo70YvdJ7h0UkGcMMGxzsbgT45a9Ys4SE4ROM76P3Xp/Bb2bkDftyItRExSlzX
 ePVb0zuVoEk1UOH6bObvAR0JClv5zy/kI/5V45FKP5q4VIc35FNsB1XfvFHi0+LF
 lpsdNKfOUlOguBhKY5yoOfmQyfPkUQKTa8PghbfRHmIdMstdquG1vQgdnTExAKNU
 AMPZurLiokPMdK1AaQTmursfpAqQYr+O+nBdvNSgoOC/sYyYrLwfTmTpBXAU4aI6
 3N0ZSyfl7zIgGg4KCCbBn0xkQ924DSS/wlyy/wjADB0k3x11wuqAMvm5rsWnjxMU
 MDx9CSgHloj8fwgZpEV2FQb+UJjp4c+/Wg9PWyYmwknp0F3y5d1+iZK0g505O4Bn
 sHduPx3rsLR/S9gdxqsJ6NqbALDQZ0i6160o7R3HuTsiOvLuGB2fZAK00u0x/iqn
 2aYyN5RGFZ+vXNXrMcgV22uryS3bDUnHDYlsmr+J1g6DkJw086Def+4uDIzhf6ne
 JZYLwlDCcjFg4r/YjiPA
 =dm38
 -----END PGP SIGNATURE-----
 

[AArch64][ISel] Select constructive EXT_ZZI pseudo instruction (#152554)

The patch adds patterns to select the EXT_ZZI_CONSTRUCTIVE pseudo
instead of the EXT_ZZI destructive instruction for vector_splice. This
only works when the two inputs to vector_splice are identical.

Given that registers aren't tied anymore, this gives the register
allocator more freedom and a lot of MOVs get replaced with MOVPRFX.

In some cases however, we could have just chosen the same input and
output register, but regalloc preferred not to. This means we end up
with some test cases now having more instructions: there is now a
MOVPRFX while no MOV was previously needed.