[AMDGPU][GlobalISel] Add RegBankLegalize rules for permlane16/permlanex16 (#187906) Add RegBankLegalize rules for the amdgcn_permlane16 and amdgcn_permlanex16 intrinsics. Both intrinsics are sources of divergence, so only the divergent case is needed: result, old, and src0 map to VGPR, while src1 and src2 are SGPR with ReadFirstLane if divergent. Update the GISEL RUN lines in llvm.amdgcn.permlane.ll and permlane16_opsel.ll to use -new-reg-bank-select, and regenerate check lines. The v8i16 test cases now produce identical SDAG/GISEL output so their checks are unified.
Welcome to the LLVM project!
This repository contains the source code for LLVM, a toolkit for the construction of highly optimized compilers, optimizers, and run-time environments.
The LLVM project has multiple components. The core of the project is itself called “LLVM”. This contains all of the tools, libraries, and header files needed to process intermediate representations and convert them into object files. Tools include an assembler, disassembler, bitcode analyzer, and bitcode optimizer.
C-like languages use the Clang frontend. This component compiles C, C++, Objective-C, and Objective-C++ code into LLVM bitcode -- and from there into object files, using LLVM.
Other components include: the libc++ C++ standard library, the LLD linker, and more.
Consult the Getting Started with LLVM page for information on building and running LLVM.
For information on how to contribute to the LLVM project, please take a look at the Contributing to LLVM guide.
Join the LLVM Discourse forums, Discord chat, LLVM Office Hours or Regular sync-ups.
The LLVM project has adopted a code of conduct for participants to all modes of communication within the project.