)]}'
{
  "commit": "9091108c668f6d4867a113ae88aea1ba6eb0cfaa",
  "tree": "ba23984854262b2921b8fe56382f6dafbaaf0dee",
  "parents": [
    "143f5e19650f547b8859a2ab8919d4f00781f691"
  ],
  "author": {
    "name": "Matt Arsenault",
    "email": "Matthew.Arsenault@amd.com",
    "time": "Wed Aug 27 11:13:14 2025 +0900"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Wed Aug 27 02:13:14 2025 +0000"
  },
  "message": "AMDGPU: Fold mov imm to copy to av_32 class (#155428)\n\nPreviously we had special case folding into copies to AGPR_32,\nignoring AV_32. Try folding into the pseudos.\n\nNot sure why the true16 case regressed.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "d72af06ac566e9b0e00745b545dbdb2ac877fd91",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIFoldOperands.cpp",
      "new_id": "e1bc6d0239111bee10a752c321acc78c9cb5bfd5",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIFoldOperands.cpp"
    },
    {
      "type": "modify",
      "old_id": "8b2f0a7ed63c162e81f87df241e1f5819a2223dc",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/attributor-flatscratchinit-undefined-behavior2.ll",
      "new_id": "51caa84450ff3d72c410806b55f948fa6f87e4a1",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/attributor-flatscratchinit-undefined-behavior2.ll"
    },
    {
      "type": "modify",
      "old_id": "fadcc39c95f476ef09b9b6a32b10c18d3fae3f66",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/flat-scratch.ll",
      "new_id": "fc8883924dfbcba2800581c94149b63c3af66102",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/flat-scratch.ll"
    },
    {
      "type": "modify",
      "old_id": "a079ee1296f4113945a99f8746ccb08153f51b03",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/fold-imm-copy-agpr.mir",
      "new_id": "6f2e33900a79a27e77b216c0738b92d19878cd4c",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/fold-imm-copy-agpr.mir"
    },
    {
      "type": "modify",
      "old_id": "9a51f457a567a6154008b4ed468bb28ec4ed0924",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/fold-imm-copy.mir",
      "new_id": "ddf2aa34ecd872a8767ca61ba18936bdc358bfc2",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/fold-imm-copy.mir"
    },
    {
      "type": "modify",
      "old_id": "6110b3101020ad47c7d837910291e2d098e3e715",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/mfma-loop.ll",
      "new_id": "d39daaade677f65b1025e8f8e0abda159e00a586",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/mfma-loop.ll"
    },
    {
      "type": "modify",
      "old_id": "89b90d7cd74f6c3c7b75148cad61f08c2a7d75d2",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/undef-handling-crash-in-ra.ll",
      "new_id": "fb971e42115f8ea27a5601cf2c2e30c5ae3f77a5",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/undef-handling-crash-in-ra.ll"
    }
  ]
}