)]}'
{
  "commit": "8a019827a6b8953e2f880f437a5f96f744a78229",
  "tree": "9160ca53568fd55d7578933e1112521eb8b69360",
  "parents": [
    "1581a4b86386193fe9044f5f7d145dddd5c17798"
  ],
  "author": {
    "name": "Carl Ritson",
    "email": "carl.ritson@amd.com",
    "time": "Thu Aug 28 14:49:33 2025 +0900"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Thu Aug 28 14:49:33 2025 +0900"
  },
  "message": "[Uniformity] Fix typo in assumed divergent cycles output (NFC) (#155750)\n\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "c2460c497b40bc5ae5d84842f695d435a93f3b40",
      "old_mode": 33188,
      "old_path": "llvm/include/llvm/ADT/GenericUniformityImpl.h",
      "new_id": "3b9b7f263377105bb68a83b92d90c4fe1001ae96",
      "new_mode": 33188,
      "new_path": "llvm/include/llvm/ADT/GenericUniformityImpl.h"
    },
    {
      "type": "modify",
      "old_id": "029d87b7ede6aa2df7dacd7ce190e2ee5789ce90",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/MIR/irreducible/branch-outside-gmir.mir",
      "new_id": "c61113b976a6902d31055b6a484ca35d68c1510a",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/MIR/irreducible/branch-outside-gmir.mir"
    },
    {
      "type": "modify",
      "old_id": "524ea4e920cd81496b5af9381a164b8b4debd261",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/MIR/irreducible/diverged-entry-basic-gmir.mir",
      "new_id": "dfa05f44bd7ebdd048bf79c6f228adac6f0f1fe9",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/MIR/irreducible/diverged-entry-basic-gmir.mir"
    },
    {
      "type": "modify",
      "old_id": "63e0e785ba47aa79732b273576056d227c6ea50c",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/MIR/irreducible/exit-divergence-gmir.mir",
      "new_id": "8627db017eaf0795c7f90a685d5b3d2159f265c1",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/MIR/irreducible/exit-divergence-gmir.mir"
    },
    {
      "type": "modify",
      "old_id": "7050f6dd22105ad86c6de32f77702e36c04e145d",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/MIR/irreducible/irreducible-2-gmir.mir",
      "new_id": "575092d6f4be6abd24a0d97eaf89b21a9db1c9cc",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/MIR/irreducible/irreducible-2-gmir.mir"
    },
    {
      "type": "modify",
      "old_id": "7fd8ac40e4bec8fbe5ab8b4cd789e11a49ab0077",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/branch-outside.ll",
      "new_id": "92e98e28c7f8d8fa57992b5cb6306eca85ef3201",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/branch-outside.ll"
    },
    {
      "type": "modify",
      "old_id": "fb83b19b95d864eebdf6de753b27e4b535cfe5b9",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/diverged-entry-basic.ll",
      "new_id": "033ecac072cbe6837c3c0dac1bb6cd3183082ff2",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/diverged-entry-basic.ll"
    },
    {
      "type": "modify",
      "old_id": "8dd44eb878e96518dc2c0da8b1b57d12731431d0",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/diverged-entry-headers-nested.ll",
      "new_id": "35a165db54862176f174ad285edf116c932d7101",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/diverged-entry-headers-nested.ll"
    },
    {
      "type": "modify",
      "old_id": "efad77b684a75a2612e940b5c197ce553ae0167b",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/diverged-entry-headers.ll",
      "new_id": "6d1a95b71ea52aa43db60c168b069efc62ed1984",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/diverged-entry-headers.ll"
    },
    {
      "type": "modify",
      "old_id": "2a3ff4166213de9f928bea4af8566a0b67ae3536",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/exit-divergence.ll",
      "new_id": "784f58eb3fed8ed8624ec87a83d13f41879ec84c",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/exit-divergence.ll"
    },
    {
      "type": "modify",
      "old_id": "6b8e7a1a0bb54298a43d7570c838ff0bb2172fab",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/irreducible-2.ll",
      "new_id": "91b444647f8bfa4673e4fbf48a3e9b7d68dd726c",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/irreducible-2.ll"
    },
    {
      "type": "modify",
      "old_id": "feb29497f80c9884c0707eeb2dc9b9dc2e10e671",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/reducible-headers.ll",
      "new_id": "503c6f854ec50c988a99f781124ed812bc02ed4f",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/AMDGPU/irreducible/reducible-headers.ll"
    },
    {
      "type": "modify",
      "old_id": "5fbf435f2f16fa3f8aad371e2fc6582ff7cdf06a",
      "old_mode": 33188,
      "old_path": "llvm/test/Analysis/UniformityAnalysis/NVPTX/non-header-join.ll",
      "new_id": "3525313cab2f92e17da5cb8846e375b4e3c3cd1c",
      "new_mode": 33188,
      "new_path": "llvm/test/Analysis/UniformityAnalysis/NVPTX/non-header-join.ll"
    }
  ]
}