Google Git
Sign in
llvm/llvm-project/890c4bece26e005cd9fa5511fe0efa7307794de5/./llvm/test/CodeGen/LoongArch/ir-instruction
tree: 06d43fcbc002e85e488b57a73bc5589b80ee660e
  1. add.ll
  2. and.ll
  3. ashr.ll
  4. atomic-cmpxchg.ll
  5. atomicrmw-fp.ll
  6. atomicrmw-lam-bh.ll
  7. atomicrmw-minmax.ll
  8. atomicrmw.ll
  9. br.ll
  10. call.ll
  11. double-convert.ll
  12. fadd.ll
  13. fcmp-dbl.ll
  14. fcmp-flt.ll
  15. fdiv.ll
  16. fence-singlethread.ll
  17. fence.ll
  18. float-convert.ll
  19. fmul.ll
  20. fneg.ll
  21. fsub.ll
  22. icmp.ll
  23. indirectbr.ll
  24. load-store-atomic.ll
  25. load-store-fp.ll
  26. load-store.ll
  27. lshr.ll
  28. mul.ll
  29. or.ll
  30. sdiv-udiv-srem-urem.ll
  31. select-bare-dbl.ll
  32. select-bare-flt.ll
  33. select-bare-int.ll
  34. select-fpcc-dbl.ll
  35. select-fpcc-flt.ll
  36. select-fpcc-int.ll
  37. select-icc-dbl.ll
  38. select-icc-flt.ll
  39. select-icc-int.ll
  40. sext-zext-trunc.ll
  41. shl.ll
  42. sub.ll
  43. xor.ll