)]}'
{
  "commit": "854ef8df06b9a4b4b473d9b00a5f6f1fa73df210",
  "tree": "c95ba4c8d2f2a7d9dcea7c69d3674e5d1aafa286",
  "parents": [
    "9a727af1c80c44262fe1694a9791dfae0f3bf242"
  ],
  "author": {
    "name": "vangthao95",
    "email": "vang.thao@amd.com",
    "time": "Thu Dec 11 11:55:28 2025 -0800"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Thu Dec 11 11:55:28 2025 -0800"
  },
  "message": "[AMDGPU][GlobalISel] Add RegBankLegalize support for G_FSUB (#171244)\n\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "abe01e752960f7c25efb64a5a34782440854687b",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp",
      "new_id": "d01afee33102533a8884b06ef80f64a56659ea4f",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ab3699ddc8b1b5422a001611837c0e5bfdbd2f00",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/fsub.ll"
    },
    {
      "type": "modify",
      "old_id": "33b39180d22ea852b5bd92bdbb56cf52080169a7",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fsub.mir",
      "new_id": "392bb486a80e2c02b11aa3c4784d74b43a7e32bd",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fsub.mir"
    },
    {
      "type": "modify",
      "old_id": "85286841cbcac91cbc700669162739571bb2ad0a",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/fsub-as-fneg-src-modifier.ll",
      "new_id": "2629fb3ff0a7306e8b49c841a20e7d6f4394440b",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/fsub-as-fneg-src-modifier.ll"
    }
  ]
}