Google Git
Sign in
llvm/llvm-project/77941eba7f01fc6576b3e060a3fb9cad1a64f9ea/./llvm/lib/Target/RISCV
tree: 34eecd26de40a8c0a0a9c282248ba36a8dda6741
  1. AsmParser/
  2. Disassembler/
  3. GISel/
  4. MCA/
  5. MCTargetDesc/
  6. TargetInfo/
  7. CMakeLists.txt
  8. RISCV.h
  9. RISCV.td
  10. RISCVAsmPrinter.cpp
  11. RISCVCallingConv.cpp
  12. RISCVCallingConv.h
  13. RISCVCallingConv.td
  14. RISCVCodeGenPrepare.cpp
  15. RISCVCombine.td
  16. RISCVConstantPoolValue.cpp
  17. RISCVConstantPoolValue.h
  18. RISCVDeadRegisterDefinitions.cpp
  19. RISCVExpandAtomicPseudoInsts.cpp
  20. RISCVExpandPseudoInsts.cpp
  21. RISCVFeatures.td
  22. RISCVFoldMemOffset.cpp
  23. RISCVFrameLowering.cpp
  24. RISCVFrameLowering.h
  25. RISCVGatherScatterLowering.cpp
  26. RISCVGISel.td
  27. RISCVIndirectBranchTracking.cpp
  28. RISCVInsertReadWriteCSR.cpp
  29. RISCVInsertVSETVLI.cpp
  30. RISCVInsertWriteVXRM.cpp
  31. RISCVInstrFormats.td
  32. RISCVInstrFormatsC.td
  33. RISCVInstrFormatsV.td
  34. RISCVInstrGISel.td
  35. RISCVInstrInfo.cpp
  36. RISCVInstrInfo.h
  37. RISCVInstrInfo.td
  38. RISCVInstrInfoA.td
  39. RISCVInstrInfoC.td
  40. RISCVInstrInfoD.td
  41. RISCVInstrInfoF.td
  42. RISCVInstrInfoM.td
  43. RISCVInstrInfoQ.td
  44. RISCVInstrInfoSFB.td
  45. RISCVInstrInfoV.td
  46. RISCVInstrInfoVPseudos.td
  47. RISCVInstrInfoVSDPatterns.td
  48. RISCVInstrInfoVVLPatterns.td
  49. RISCVInstrInfoXAndes.td
  50. RISCVInstrInfoXCV.td
  51. RISCVInstrInfoXMips.td
  52. RISCVInstrInfoXqccmp.td
  53. RISCVInstrInfoXqci.td
  54. RISCVInstrInfoXRivos.td
  55. RISCVInstrInfoXSf.td
  56. RISCVInstrInfoXSfmm.td
  57. RISCVInstrInfoXTHead.td
  58. RISCVInstrInfoXVentana.td
  59. RISCVInstrInfoXwch.td
  60. RISCVInstrInfoZa.td
  61. RISCVInstrInfoZalasr.td
  62. RISCVInstrInfoZb.td
  63. RISCVInstrInfoZc.td
  64. RISCVInstrInfoZclsd.td
  65. RISCVInstrInfoZcmop.td
  66. RISCVInstrInfoZfa.td
  67. RISCVInstrInfoZfbfmin.td
  68. RISCVInstrInfoZfh.td
  69. RISCVInstrInfoZicbo.td
  70. RISCVInstrInfoZicfiss.td
  71. RISCVInstrInfoZicond.td
  72. RISCVInstrInfoZilsd.td
  73. RISCVInstrInfoZimop.td
  74. RISCVInstrInfoZk.td
  75. RISCVInstrInfoZvfbf.td
  76. RISCVInstrInfoZvk.td
  77. RISCVInstrInfoZvqdotq.td
  78. RISCVInstrPredicates.td
  79. RISCVISelDAGToDAG.cpp
  80. RISCVISelDAGToDAG.h
  81. RISCVISelLowering.cpp
  82. RISCVISelLowering.h
  83. RISCVLandingPadSetup.cpp
  84. RISCVLateBranchOpt.cpp
  85. RISCVLoadStoreOptimizer.cpp
  86. RISCVMachineFunctionInfo.cpp
  87. RISCVMachineFunctionInfo.h
  88. RISCVMacroFusion.td
  89. RISCVMakeCompressible.cpp
  90. RISCVMergeBaseOffset.cpp
  91. RISCVMoveMerger.cpp
  92. RISCVOptWInstrs.cpp
  93. RISCVPfmCounters.td
  94. RISCVPostRAExpandPseudoInsts.cpp
  95. RISCVProcessors.td
  96. RISCVProfiles.td
  97. RISCVPushPopOptimizer.cpp
  98. RISCVRedundantCopyElimination.cpp
  99. RISCVRegisterInfo.cpp
  100. RISCVRegisterInfo.h
  101. RISCVRegisterInfo.td
  102. RISCVSchedAndes45.td
  103. RISCVSchedGenericOOO.td
  104. RISCVSchedMIPSP8700.td
  105. RISCVSchedRocket.td
  106. RISCVSchedSiFive7.td
  107. RISCVSchedSiFiveP400.td
  108. RISCVSchedSiFiveP500.td
  109. RISCVSchedSiFiveP600.td
  110. RISCVSchedSiFiveP800.td
  111. RISCVSchedSpacemitX60.td
  112. RISCVSchedSyntacoreSCR1.td
  113. RISCVSchedSyntacoreSCR345.td
  114. RISCVSchedSyntacoreSCR7.td
  115. RISCVSchedTTAscalonD8.td
  116. RISCVSchedule.td
  117. RISCVScheduleV.td
  118. RISCVScheduleXSf.td
  119. RISCVScheduleZb.td
  120. RISCVScheduleZvk.td
  121. RISCVSchedXiangShanNanHu.td
  122. RISCVSelectionDAGInfo.cpp
  123. RISCVSelectionDAGInfo.h
  124. RISCVSubtarget.cpp
  125. RISCVSubtarget.h
  126. RISCVSystemOperands.td
  127. RISCVTargetMachine.cpp
  128. RISCVTargetMachine.h
  129. RISCVTargetObjectFile.cpp
  130. RISCVTargetObjectFile.h
  131. RISCVTargetTransformInfo.cpp
  132. RISCVTargetTransformInfo.h
  133. RISCVVectorMaskDAGMutation.cpp
  134. RISCVVectorPeephole.cpp
  135. RISCVVLOptimizer.cpp
  136. RISCVVMV0Elimination.cpp
  137. RISCVZacasABIFix.cpp