)]}'
{
  "commit": "76ced7fa782f0d7db9efea871fa6de74706dd9cc",
  "tree": "dcf5040d7293c9b9ab8e38bce63e5134505402f3",
  "parents": [
    "5133b432bc89f66547f6aab9a935f0a29f3b4572"
  ],
  "author": {
    "name": "Pankaj Dwivedi",
    "email": "pankajkumar.divedi@amd.com",
    "time": "Mon Apr 21 21:57:16 2025 +0530"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Mon Apr 21 21:57:16 2025 +0530"
  },
  "message": "[AMDGPU] Insert readfirstlane in the function returns in sgpr. (#135326)\n\ninsert `readfirstlane` in the function returns in sgpr.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "724a45062c1f4aeb9e02a8969e704d9129962660",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp",
      "new_id": "2e3cd5ca6692db2c3574e8ccba802f019036dd79",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp"
    },
    {
      "type": "modify",
      "old_id": "52259c4c2e6e124796abe817b763b4623609d64f",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/add64-low-32-bits-known-zero.ll",
      "new_id": "1d51b8a0775669281dac68021ef949a43be01bb2",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/add64-low-32-bits-known-zero.ll"
    },
    {
      "type": "modify",
      "old_id": "6885657bbfa363c33667000efe9e8ee7652ccf8c",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/buffer-atomic-fadd.f64.ll",
      "new_id": "37928a78622a69d9385a7931394cc7a185a470e7",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/buffer-atomic-fadd.f64.ll"
    },
    {
      "type": "modify",
      "old_id": "661af021e8a843b2cd0e5e83c9ea001638f76f8d",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/constrained-shift.ll",
      "new_id": "af4ca2ad7120a322c1918b83fad04946561a93c9",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/constrained-shift.ll"
    },
    {
      "type": "modify",
      "old_id": "4b4718a2acb809e7438a8e173743139377023b55",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/dag-preserve-disjoint-flag.ll",
      "new_id": "d63a36c4b29583dbad890d951b953274259ae1e8",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/dag-preserve-disjoint-flag.ll"
    },
    {
      "type": "modify",
      "old_id": "36714b386e7e518122b7c6f2b69fc7b61af6c393",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/flat-atomic-fadd.f64.ll",
      "new_id": "f2f8c0a5cfa8f08adb21ab55d3a49c6b5f3896bc",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/flat-atomic-fadd.f64.ll"
    },
    {
      "type": "modify",
      "old_id": "fa4e7f87853ddce5e01040369b0b8b1081f682c2",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f64.ll",
      "new_id": "682c1cd8060aa8abf5b19814bc50c8572711909e",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f64.ll"
    },
    {
      "type": "modify",
      "old_id": "c88113d62a887eb99b27d5d52af1cf48e388f607",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/i1-to-bf16.ll",
      "new_id": "e82801eadc936e21dc2e7ba5d084e5878c09ba9f",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/i1-to-bf16.ll"
    },
    {
      "type": "modify",
      "old_id": "3aa5ea995559f0b5b98073772d99cc928b0e197c",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.make.buffer.rsrc.ll",
      "new_id": "dfde10329fe8088f04da99600ebc06ad581c8e9a",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.make.buffer.rsrc.ll"
    },
    {
      "type": "modify",
      "old_id": "8594549318dda1c7ec163659bd95271d06576a47",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/ptrmask.ll",
      "new_id": "9ad9c80d82ff3802f03aaa79727466e9bf382a03",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/ptrmask.ll"
    },
    {
      "type": "modify",
      "old_id": "695d5225421de7a8a5481a619936d14cd5551ae8",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/sdag-print-divergence.ll",
      "new_id": "482f78889ff4e19b4f7677327b9817565e08a667",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/sdag-print-divergence.ll"
    },
    {
      "type": "modify",
      "old_id": "f52f1164f2ba24842b99ad98c8fe9805e4f78ef9",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/sub64-low-32-bits-known-zero.ll",
      "new_id": "6e4391a5ecaab34348522131eee5fd69c1d6d84c",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/sub64-low-32-bits-known-zero.ll"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5476c26e39ba9483884b429d0d4b2a541275b5e1",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/uniform-vgpr-to-sgpr-return.ll"
    },
    {
      "type": "modify",
      "old_id": "2202b6446fd15cf9db79e3c42c00b3c8183db48e",
      "old_mode": 33188,
      "old_path": "llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/amdgpu_isel.ll.expected",
      "new_id": "f590324f1120d1550fa6fb1fae8180098bbc61ad",
      "new_mode": 33188,
      "new_path": "llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/amdgpu_isel.ll.expected"
    }
  ]
}